Cell multiprocessor communication network: Built for speed

被引:175
作者
Kistler, Michael
Perrone, Michael
Petrini, Fabrizio
机构
[1] Pacific NW Natl Lab, Appl Comp Sci Grp, Computat Sci & Math Div, Richland, WA 99352 USA
[2] IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY USA
关键词
D O I
10.1109/MM.2006.49
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multicore designs promise various power-performance and area performance benefits. But inadequate design of the on-chip communication network can deprive applications of these benefits. To illuminate this important point in multicore processor design, the authors analyze the cell processor's communication network, using a series of benchmarks involving various DMA traffic patterns and synchronization protocols.
引用
收藏
页码:10 / 23
页数:14
相关论文
共 13 条
  • [1] QsNetII:: Defining high-performance network design
    Beecroft, J
    Addison, D
    Hewson, D
    McLaren, M
    Roweth, D
    Petrini, F
    Nieplocha, J
    [J]. IEEE MICRO, 2005, 25 (04) : 34 - 47
  • [2] GHOSHAL U, 2000, P IEEE INT SSCC, P216
  • [3] Power efficient processor architecture and the cell processor
    Hofstee, HP
    [J]. 11TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 258 - 262
  • [4] *IBM, IBM CELL BROADB ENG
  • [5] *IBM, IBM SPU C C LANG EXT
  • [6] IBM, IBM FULL SYST SIM CE
  • [7] The future of CMOS technology
    Isaac, RD
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2000, 44 (03) : 369 - 378
  • [8] Introduction to the cell multiprocessor
    Kahle, JA
    Day, MN
    Hofstee, HP
    Johns, CR
    Maeurer, TR
    Shippy, D
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2005, 49 (4-5) : 589 - 604
  • [9] Application of full-system simulation in exploratory system design and development
    Peterson, JL
    Bohrer, PJ
    Chen, L
    Elnozahy, EN
    Gheith, A
    Jewell, RH
    Kistler, MD
    Maeurer, TR
    Malone, SA
    Murrell, DB
    Needel, N
    Rajamani, K
    Rinaldi, MA
    Simpson, RO
    Sudeep, K
    Zhang, L
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2006, 50 (2-3) : 321 - 332
  • [10] HOT SPOT CONTENTION AND COMBINING IN MULTISTAGE INTERCONNECTION NETWORKS
    PFISTER, GF
    NORTON, VA
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (10) : 943 - 948