Statistical Leakage Estimation of Bounds on Nanometric CMOS Circuits

被引：0
|
作者：
Mendoza Vazquez, Raymundo [1 ]
机构：
[1] Univ Politecn Cataluna, Dept Elect Engn, E-08080 Barcelona, Spain
来源：
DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS | 2009年
关键词：
Leakage Currents; Leakage Estimation; Statistical Leakage Bounds; REDUCTION TECHNIQUES; POWER ANALYSIS;
D O I：
10.1109/DTIS.2009.4938024
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this work is presented one method of Statistical Leakage estimation of Bounds in CMOS circuits based on the characterization of standard CMOS cell libraries. The leakage estimation takes in account the correlations (rho) of cells structure, input patters and variations on principal process parameters. Also it was considered the presence of Intra-Die process variations for spatial correlations beta = 1 and 0 <- beta -> 1. For the complete ISCAS85 Benchmark understudy the mu and sigma(2) absolute errors varies between 0.0048 to 0.1278 & 0.0301 to 0.3801 for lower bound and 0.0306 to 0.1247 & 0.0411 to 0.2016 for upper bound.
引用
收藏
页码：58 / 63
页数：6
相关论文
共 50 条
  • [31] INDEP approach for leakage reduction in nanoscale CMOS circuits
    Sharma, Vijay Kumar
    Pattanaik, Manisha
    Raj, Balwinder
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (02) : 200 - 215
  • [32] A gate leakage reduction strategy for future CMOS circuits
    Drazdziulis, M
    Larsson-Edefors, P
    ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 317 - 320
  • [33] Analysis of subthreshold leakage reduction in CMOS digital circuits
    Deepaksubramanyan, Boray S.
    Nunez, Adrian
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1122 - 1126
  • [34] Electromagnetic Compatibility in Leakage Current of CMOS Integrated Circuits
    Abedi, Zahra
    Hemmady, Sameer
    Antonsen, Thomas
    Schamiloglu, Edl
    Zarkesh-Ha, Payman
    2019 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE 2019), 2019, : 765 - 768
  • [35] Leakage current in deep-submicron CMOS circuits
    Roy, K
    Mukhopadhyay, S
    Mahmoodi-Meimand, H
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (06) : 575 - 600
  • [36] Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling
    Mukhopadhyay, S
    Raychowdhury, A
    Roy, K
    40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 169 - 174
  • [37] A Gate Level Methodology for Efficient Statistical Leakage Estimation in Complex 32nm Circuits
    Joshi, Smriti
    AnneLombordot
    Belleville, Marc
    Beigne, Edith
    Girard, Stephane
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1056 - 1057
  • [38] Accurate power estimation for CMOS circuits
    Shiue, WT
    IEEE REGION 10 INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC TECHNOLOGY, VOLS 1 AND 2, 2001, : 829 - 833
  • [39] An Efficient Technique for Leakage Current Estimation in Nanoscaled CMOS Circuits Incorporating Self-Loading Effects
    Sanyal, Alodeep
    Rastogi, Ashesh
    Chen, Wei
    Kundu, Sandip
    IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (07) : 922 - 932
  • [40] Peak power estimation for CMOS circuits
    Kuang, JS
    Niu, XY
    He, HZ
    Min, YH
    7TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XV, PROCEEDINGS: COMMUNICATION, CONTROL, SIGNAL AND OPTICS, TECHNOLOGIES AND APPLICATIONS, 2003, : 322 - 325
12345