Statistical Leakage Estimation of Bounds on Nanometric CMOS Circuits

被引：0

作者：

Mendoza Vazquez, Raymundo ^{[1
]}

机构：

[1] Univ Politecn Cataluna, Dept Elect Engn, E-08080 Barcelona, Spain

来源：

DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS | 2009年

关键词：

Leakage Currents; Leakage Estimation; Statistical Leakage Bounds; REDUCTION TECHNIQUES; POWER ANALYSIS;

D O I：

10.1109/DTIS.2009.4938024

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this work is presented one method of Statistical Leakage estimation of Bounds in CMOS circuits based on the characterization of standard CMOS cell libraries. The leakage estimation takes in account the correlations (rho) of cells structure, input patters and variations on principal process parameters. Also it was considered the presence of Intra-Die process variations for spatial correlations beta = 1 and 0 <- beta -> 1. For the complete ISCAS85 Benchmark understudy the mu and sigma(2) absolute errors varies between 0.0048 to 0.1278 & 0.0301 to 0.3801 for lower bound and 0.0306 to 0.1247 & 0.0411 to 0.2016 for upper bound.

引用

页码：58 / 63

页数：6

共 50 条

[21] Leakage current reduction in CMOS logic circuits
Lin, HY
Lin, CS
Chiou, LY
Liu, BD
PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 349 - 352
[22] MetaCirc: A Meta-learning Approach for Statistical Leakage Estimation Improvement in Digital Circuits
Raghavendra, Nouduru Venkata
Amuru, Deepthi
Abbas, Zia
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
[23] Standby power consumption estimation by interacting leakage current mechanisms in nanoscaled CMOS digital circuits
Butzen, Paulo F.
da Rosa, Leomar S., Jr.
Chiappetta Filho, Erasmo J. D.
Reis, Andre I.
Ribas, Renato P.
MICROELECTRONICS JOURNAL, 2010, 41 (04) : 247 - 255
[24] Power Dissipation Analysis of Adiabatic Circuits and Active Leakage Power Estimation in Nanometer CMOS Processes
Zhang, Weiqiang
Su, Li
Ye, Lifang
Hu, Jianping
NANOTECHNOLOGY AND COMPUTER ENGINEERING, 2010, 121-122 : 97 - 102
[25] A statistical approach to the estimation of delay-dependent switching activities in CMOS combinational circuits
Lim, YJ
Son, KI
Park, HJ
Soma, M
33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 445 - 450
[26] Statistical estimation of average power dissipation in CMOS VLSI circuits using nonparametric techniques
Yuan, LP
Teng, CC
Kang, SM
1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 73 - 78
[27] Statistical estimation of delay-dependent switching activities in embedded CMOS combinational circuits
Lim, YJ
Soma, M
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (03) : 309 - 319
[28] Statistical estimation of delay in nano-scale CMOS circuits using Burr Distribution
Moshrefi, Amirhossein
Aghababa, Hossein
Shoaei, Omid
MICROELECTRONICS JOURNAL, 2018, 79 : 30 - 37
[29] An optimization-based error calculation for statistical power estimation of CMOS logic circuits
Kwak, B
Park, ES
1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 690 - 693
[30] Transistor and pin reordering for leakage reduction in CMOS circuits
Chun, Jae Woong
Chen, C. Y. Roger
MICROELECTRONICS JOURNAL, 2016, 53 : 25 - 34

← 1 2 3 4 5 →