Characterization of charge traps in metal-oxide-nitride-oxide-semiconductor (MONOS) structures for embedded flash memories

被引:40
作者
Ishida, Takeshi [1 ]
Okuyama, Yutaka [1 ]
Yamada, Renichi [1 ]
机构
[1] Hitachi Ltd, Cent Res Lab, 1-280 Higashi Koigakubo, Kokubunji, Tokyo 1858601, Japan
来源
2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL | 2006年
关键词
MONOS; SONOS; nitride storage; trap; distribution; avalanche injection; embedded flash memory;
D O I
10.1109/RELPHY.2006.251272
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A characterization of electron and hole traps in MONOS (metal-oxide-nitride-oxide-semiconductor) structures is studied to improve the reliability of embedded flash memories. Trap distributions are analyzed using a combination of avalanche charge injection and C-V (capacitance-voltage) measurement with varying thicknesses of the oxide and nitride layers in MONOS structures. We consequently find that electron traps mainly locate at both top and bottom oxide/nitride interfaces, whereas hole traps locate at the same interfaces as well as in the nitride bulk. The respective interface trap densities of the electron and hole traps are of the order of 10(13) and 10(12) cm(-2), and the hole trap density of the nitride bulk is of the order of 10(18) cm(-3). We further investigate the electron trap at the oxide/nitride interface. The mechanism of electron emission from the trap is thermal assisted tunneling, and the electron trap level is distributed between 0.9 eV and 1.7 eV.
引用
收藏
页码:516 / +
页数:3
相关论文
共 11 条
[1]   Visualization using scanning nonlinear dielectric microscopy of electrons and holes localized in the thin gate film of a metal-SiO2-Si3N4-SiO2-semiconductor flash memory -: art. no. 013501 [J].
Honda, K ;
Cho, Y .
APPLIED PHYSICS LETTERS, 2005, 86 (01) :013501-1
[2]   Visualization of electrons and holes localized in gate thin film of metal SiO2-Si3N4-SiO2 semiconductor-type flash memory using scanning nonlinear dielectric microscopy after writing-erasing cycling -: art. no. 063515 [J].
Honda, K ;
Hashimoto, S ;
Cho, Y .
APPLIED PHYSICS LETTERS, 2005, 86 (06) :1-3
[3]   Charge decay characteristics of silicon-oxide-nitride-oxide-silicon structure at elevated temperatures and extraction of the nitride trap density distribution [J].
Kim, TH ;
Sim, JS ;
Lee, JD ;
Shim, HC ;
Park, BG .
APPLIED PHYSICS LETTERS, 2004, 85 (04) :660-662
[4]   CHARGE TRANSPORT AND STORAGE OF LOW PROGRAMMING VOLTAGE SONOS MONOS MEMORY DEVICES [J].
LIBSCH, FR ;
WHITE, MH .
SOLID-STATE ELECTRONICS, 1990, 33 (01) :105-126
[5]   A transient analysis method to characterize the trap vertical location in nitride-trapping devices [J].
Lue, HT ;
Shih, YH ;
Hsieh, KY ;
Liu, R ;
Lu, CY .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (12) :816-818
[6]   Retention loss characteristics of localizead charge-trapping devices [J].
Lusky, E ;
Shacham-Diamand, Y ;
Shappir, A ;
Bloom, I ;
Cohen, G ;
Eitan, B .
2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, :527-530
[7]   Characterization of channel hot electron injection by the subthreshold slope of NROM™ device [J].
Lusky, E ;
Shacham-Diamand, Y ;
Bloom, I ;
Eitan, B .
IEEE ELECTRON DEVICE LETTERS, 2001, 22 (11) :556-558
[8]   ELECTRONIC PROCESSES IN SILICON-NITRIDE [J].
MANZINI, S .
JOURNAL OF APPLIED PHYSICS, 1987, 62 (08) :3278-3284
[9]   ELECTRICAL CHARACTERISTICS OF OXIDE-NITRIDE-OXIDE FILMS FORMED ON TUNNEL-STRUCTURED STACKED CAPACITORS [J].
MATSUO, N ;
SASAKI, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (07) :1340-1343
[10]  
Nicollian E. H., 1982, MOS Physics and Technology, P495