共 20 条
[4]
Aspect Ratio Trapping: a Unique Technology for Integrating Ge and III-Vs with Silicon CMOS
[J].
SIGE, GE, AND RELATED COMPOUNDS 4: MATERIALS, PROCESSING, AND DEVICES,
2010, 33 (06)
:963-976
[6]
Li J.Z., 2009, ISTC/CSTIC 2009, P887, DOI [10.1149/1.3096551, DOI 10.1149/1.3096551]