共 17 条
[1]
High-performance low-leakage regions of nano-scaled CMOS digital gates under variations of threshold voltage and mobility
[J].
JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS,
2012, 13 (06)
:460-471
[3]
Beigh M.R., 2013, Circuits Syst., V04, P147, DOI [10.4236/cs.2013.42020, DOI 10.4236/CS.2013.42020]
[7]
Mustafa M, 2013, INDIAN J PURE AP PHY, V51, P60
[8]
Niemier M. T., 2004, THESIS
[10]
An optimal design of full adder based on 5-input majority gate in coplanar quantum-dot cellular automata
[J].
OPTIK,
2016, 127 (20)
:8576-8591