An Improved and Efficient Countermeasure against Fault Attacks for AES

被引:0
作者
Bedoui, Mouna [1 ]
Mestiri, Hassen [1 ]
Bouallegue, Belgacem [1 ,2 ]
Marzougui, Mehrez [1 ,2 ]
Qayyum, Mohammed [2 ]
Machhout, Mohsen [1 ]
机构
[1] Univ Monastir, Fac Sci Monastir, Elect & Microelect Lab EEL, Monastir, Tunisia
[2] King Khalid Univ, Coll Comp Sci, Abha, Saudi Arabia
来源
2017 2ND INTERNATIONAL CONFERENCE ON ANTI-CYBER CRIMES (ICACC) | 2017年
关键词
Security; AES; Hardware Implementation; Fault detection; Fault Attacks;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Cryptographic circuits are used in areas that require confidentiality and a secure information exchange. Thus, these circuits use cryptographic algorithms proven resistant to conventional attacks by certified organizations of the state. For performance reasons, Advanced Encryption Standard (AES) is often physically implemented in cryptographic circuits. This implementation proves make these circuits susceptible to other types of attacks that exploit any kind of information from the system to obtain the secret key. In this paper, the simulation results indicate that error coverage of our proposed countermeasure archive 99.993%. The comparison of our simulation results with those of the previously reported fault detection schemes shown that our proposed scheme have highest frequency overhead.
引用
收藏
页码:209 / 212
页数:4
相关论文
共 50 条
  • [41] Improved Differential Power Analysis Attacks on AES Hardware Implementations
    Han, Yu
    Zou, Xuecheng
    Liu, Zhenglin
    Chen, Yicheng
    2007 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-15, 2007, : 2230 - 2233
  • [42] Exploration of Benes Network in Cryptographic Processors: A Random Infection Countermeasure for Block Ciphers Against Fault Attacks
    Wang, Bo
    Liu, Leibo
    Deng, Chenchen
    Zhu, Min
    Yin, Shouyi
    Zhou, Zhuoquan
    Wei, Shaojun
    IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2017, 12 (02) : 309 - 322
  • [43] Side-channel Power Analysis of Different Protection Schemes Against Fault Attacks on AES
    Luo, Pei
    Fei, Yunsi
    Zhang, Liwei
    Ding, A. Adam
    2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,
  • [44] Improved See-In-The-Middle Attacks on AES
    Park, Jonghyun
    Kim, Hangi
    Kim, Jongsung
    INFORMATION SECURITY AND CRYPTOLOGY, ICISC 2021, 2022, 13218 : 271 - 279
  • [45] Preventing Fault Attacks Using Fault Randomization with a Case Study on AES
    Ghosh, Shamit
    Saha, Dhiman
    Sengupta, Abhrajit
    Chowdhury, Dipanwita Roy
    INFORMATION SECURITY AND PRIVACY (ACISP 2015), 2015, 9144 : 343 - 355
  • [46] A Solitary Protection Measure against Scan Chain, Fault Injection, and Power Analysis Attacks on AES
    Dhar, Tonmoy
    Bhunia, Swarup
    Trivedi, Amit Ranjan
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 575 - 578
  • [47] A Low-Overhead Countermeasure against Differential Power Analysis for AES Block Cipher
    Hafeez, Muhammad Asfand
    Hazzazi, Mohammad Mazyad
    Tariq, Hassan
    Aljaedi, Amer
    Javed, Asfa
    Alharbi, Adel R.
    APPLIED SCIENCES-BASEL, 2021, 11 (21):
  • [48] Improved Meet-in-the-Middle Attacks on AES
    Demirci, Hueseyin
    Taskin, Ihsan
    Coban, Mustafa
    Baysal, Adnan
    PROGRESS IN CRYPTOLOGY - INDOCRYPT 2009, PROCEEDINGS, 2009, 5922 : 144 - 156
  • [49] Profiling Deep Learning Side-Channel Attacks Using Multi-Label against AES Circuits with RSM Countermeasure
    Fukuda, Yuta
    Yoshida, Kota
    Hashimoto, Hisashi
    Kuroda, Kunihiro
    Fujino, Takeshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2023, E106A (03) : 294 - 305
  • [50] Dependability Analysis of a Countermeasure against Fault Attacks by means of Laser Shots onto a SRAM-based FPGA
    Canivet, G.
    Maistri, P.
    Leveugle, R.
    Valette, F.
    Clediere, J.
    Renaudin, M.
    21ST IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2010,