Acceleration of SQL Restrictions and Aggregations through FPGA-based Dynamic Partial Reconfiguration

被引：37
|
作者：
Dennl, Christopher [1 ]
Ziener, Daniel [1 ]
Teich, Juergen [1 ]
机构：
[1] Univ Erlangen Nurnberg, Erlangen, Germany
来源：
2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM) | 2013年
关键词：
D O I：
10.1109/FCCM.2013.38
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
SQL query processing on large database systems is recognized as one of the most important emerging disciplines of computing nowadays. However, current approaches do not provide a substantial coverage of typical query operators in hardware. In this paper, we provide an important step to higher operator coverage by proposing a) full dynamic data path generation for support also complex operators such as restrictions and aggregations. b) Also, an analysis of the computation times of a real database queries when running on a normal desktop computer is proposed to show that c) speedups ranging between 4 and 50 are obtainable by providing generative support also for the important restrict and aggregate operators using FPGAs.
引用
收藏
页码：25 / 28
页数：4
相关论文
共 50 条
  • [11] Improving the construction of ORB through FPGA-based acceleration
    de Lima, Roberto
    Martinez-Carranza, Jose
    Morales-Reyes, Alicia
    Cumplido, Rene
    MACHINE VISION AND APPLICATIONS, 2017, 28 (5-6) : 525 - 537
  • [12] Improving the construction of ORB through FPGA-based acceleration
    Roberto de Lima
    Jose Martinez-Carranza
    Alicia Morales-Reyes
    Rene Cumplido
    Machine Vision and Applications, 2017, 28 : 525 - 537
  • [13] FPGA-based switch-level fault emulation using module-based dynamic partial reconfiguration
    Lee, Peter Ming-Han
    Sedaghat, Reza
    MICROELECTRONICS RELIABILITY, 2008, 48 (10) : 1724 - 1733
  • [14] Preemptive FPGA Scheduling Based on Dynamic Partial Reconfiguration
    Shi, Xiaotian
    Zou, An
    CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
  • [15] TOWARDS BOUNDED ERROR RECOVERY TIME IN FPGA-BASED TMR CIRCUITS USING DYNAMIC PARTIAL RECONFIGURATION
    Cetin, Ediz
    Diessel, Oliver
    Gong, Lingkan
    Lai, Victor
    2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
  • [16] POWER/AREA ANALYSIS OF A FPGA-BASED OPEN-SOURCE PROCESSOR USING PARTIAL DYNAMIC RECONFIGURATION
    Zaidi, Izhar
    Nabina, Atukem
    Canagarajah, C. N.
    Nunez-Yanez, Jose
    11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 592 - 598
  • [17] Internet-Controlled Dynamic Reconfiguration for FPGA-Based Embedded Systems
    Hayek, Ali
    Domes, Sebastian
    Boercsoek, Josef
    2013 THIRD INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND INFORMATION TECHNOLOGY (ICCIT), 2013, : 190 - 194
  • [18] An efficient FPGA-based dynamic partial reconfiguration design flow and environment for image and signal processing IP cores
    Krill, B.
    Ahmad, A.
    Amira, A.
    Rabah, H.
    SIGNAL PROCESSING-IMAGE COMMUNICATION, 2010, 25 (05) : 377 - 387
  • [19] Lightweight cryptography for Internet of Things using FPGA-based Design with Partial Reconfiguration
    Birleanu, Fernando Georgel
    Bizon, Nicu
    PROCEEDINGS OF THE 2020 12TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTERS AND ARTIFICIAL INTELLIGENCE (ECAI-2020), 2020,
  • [20] Moving NFV Toward the Antenna Through FPGA-Based Hardware Reconfiguration
    Almeida, Luis Filipe
    Pereira, Samuel S.
    Domingues, Jose D.
    Oliveira, Arnaldo S. R.
    Carvalho, Nuno Borges
    IEEE COMMUNICATIONS LETTERS, 2023, 27 (01) : 342 - 346
12345