Acceleration of SQL Restrictions and Aggregations through FPGA-based Dynamic Partial Reconfiguration

被引：37
|
作者：
Dennl, Christopher [1 ]
Ziener, Daniel [1 ]
Teich, Juergen [1 ]
机构：
[1] Univ Erlangen Nurnberg, Erlangen, Germany
来源：
2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM) | 2013年
关键词：
D O I：
10.1109/FCCM.2013.38
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
SQL query processing on large database systems is recognized as one of the most important emerging disciplines of computing nowadays. However, current approaches do not provide a substantial coverage of typical query operators in hardware. In this paper, we provide an important step to higher operator coverage by proposing a) full dynamic data path generation for support also complex operators such as restrictions and aggregations. b) Also, an analysis of the computation times of a real database queries when running on a normal desktop computer is proposed to show that c) speedups ranging between 4 and 50 are obtainable by providing generative support also for the important restrict and aggregate operators using FPGAs.
引用
收藏
页码：25 / 28
页数：4
相关论文
共 50 条
  • [1] A Heterogeneous Modules Interconnection Architecture For FPGA-Based Partial Dynamic Reconfiguration
    He, Miao
    Cui, Yanzhe
    Mahoor, Mohammad H.
    Voyles, Richard M.
    2012 7TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2012,
  • [2] Increasing Flexibility of FPGA-based CNN Accelerators with Dynamic Partial Reconfiguration
    Irmak, Hasan
    Ziener, Daniel
    Alachiotis, Nikolaos
    2021 31ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2021), 2021, : 306 - 311
  • [3] Scalable FPGA-based Architecture for DCT Computation Using Dynamic Partial Reconfiguration
    Huang, Jian
    Parris, Matthew
    Lee, Jooheung
    Demara, Ronald F.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2009, 9 (01) : 9
  • [4] A Controller for Dynamic Partial Reconfiguration in FPGA-based Real-Time Systems
    Pezzarossa, Luca
    Schoeberl, Martin
    Sparso, Jens
    2017 IEEE 20TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), 2017, : 92 - 100
  • [5] EVALUATING DYNAMIC PARTIAL RECONFIGURATION IN THE INTEGER PIPELINE OF A FPGA-BASED OPENSOURCE PROCESSOR
    Zaidi, Izhar
    Nabina, Atukem
    Canagarajah, C. N.
    Nunez-Yanez, Jose
    2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 546 - 549
  • [6] FPGA-based IP cores implementation for face recognition using dynamic partial reconfiguration
    Afandi Ahmad
    Abbes Amira
    Paul Nicholl
    Benjamin Krill
    Journal of Real-Time Image Processing, 2013, 8 : 327 - 340
  • [7] High-level design flow and environment for FPGA-based dynamic partial reconfiguration
    Ben Abdelali, Abdessalem
    Hannachi, Marwa
    Krifa, Mohamed Nidhal
    Rabah, Hassan
    Mtibaa, Abdellatif
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2017, 104 (08) : 1254 - 1284
  • [8] FPGA-based IP cores implementation for face recognition using dynamic partial reconfiguration
    Ahmad, Afandi
    Amira, Abbes
    Nicholl, Paul
    Krill, Benjamin
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2013, 8 (03) : 327 - 340
  • [9] Partial Dynamic Reconfiguration in an FPGA-based Fault-Tolerant System: Simulation-based Evaluation
    Panek, Richard
    Lojda, Jakub
    Podivinsky, Jakub
    Kotasek, Zdenek
    PROCEEDINGS OF 2018 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2018), 2018,
  • [10] Partial Reconfiguration And Specialized Circuitry for Flexible FPGA-based Packet Processing
    Hager, Sven
    Bendyk, Daniel
    Scheuermann, Bjoern
    2015 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2015,
12345