Metal gate technology for nanoscale transistors - material selection and process integration issues

被引:63
作者
Yeo, YC [1 ]
机构
[1] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117576, Singapore
关键词
work function; metal gate; transistor; high-k dielectric materials;
D O I
10.1016/j.tsf.2004.05.039
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Reduction of the gate length and gate dielectric thickness in complementary metal oxide semiconductor (CMOS) transistors for higher performance and circuit density aggravates problems such as poly-silicon (poly-Si) gate depletion, high gate resistance, and dopant penetration from doped poly-Si gate. To alleviate these problems in nanoscale transistors, there is immense interest in the replacement of the conventional poly-Si gate material with metal gate materials. A metal gate material not only eliminates the gate depletion and dopant penetration problems but also greatly reduces the gate sheet resistance. In this paper, we discuss the material requirements for metal gate CMOS technology and the challenges involved in the integration of metal gate electrodes in a nanoscale transistor. Issues addressed include the choice of metal gate materials for conventional bulk and advanced transistor structures, the physics of the metal-dielectric interface, and the process integration of these materials in a CMOS process. (C) 2004 Published by Elsevier B.V.
引用
收藏
页码:34 / 41
页数:8
相关论文
共 46 条
[1]   Gate length scaling and threshold voltage control of double-gate MOSFETs. [J].
Chang, L ;
Tang, S ;
King, TJ ;
Bokor, J ;
Hu, C .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :719-722
[2]   The impact of high-κ gate dielectrics and metal gate electrodes on sub-100 nm MOSFET's [J].
Cheng, BH ;
Cao, M ;
Rao, R ;
Inani, A ;
Voorde, PV ;
Greene, WM ;
Stork, JMC ;
Yu, ZP ;
Zeitzoff, PM ;
Woo, JCS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (07) :1537-1544
[3]   Interface formation and thermal stability of advanced metal gate and ultrathin gate dielectric layers [J].
Claflin, B ;
Lucovsky, G .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1998, 16 (04) :2154-2158
[4]   Impact of gate workfunction on device performance at the 50 nm technology node [J].
De, I ;
Johri, D ;
Srivastava, A ;
Osburn, CM .
SOLID-STATE ELECTRONICS, 2000, 44 (06) :1077-1080
[5]   THEORY OF SURFACE STATES [J].
HEINE, V .
PHYSICAL REVIEW, 1965, 138 (6A) :1689-&
[6]  
Hobbs C., 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407), P9, DOI 10.1109/VLSIT.2003.1221060
[7]  
HU JC, INT EL DEV MK TECH D, P825
[8]  
Josse E., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P661, DOI 10.1109/IEDM.1999.824239
[9]  
Kedzierski J, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P247, DOI 10.1109/IEDM.2002.1175824
[10]  
KIM JH, 2003, IEEE ELECTR DEVICE L, V24, P631