An Adaptive Quadrature Signal Generation-Based Single-Phase Phase-Locked Loop for Grid-Connected Applications

被引:80
作者
Golestan, Saeed [1 ]
Guerrero, Josep M. [1 ]
Abusorrah, Abdullah [2 ]
Al-Hindawi, Mohammed M. [2 ]
Al-Turki, Yusuf [2 ]
机构
[1] Aalborg Univ, Dept Engn Technol, DK-9220 Aalborg, Denmark
[2] King Abdulaziz Univ, Fac Engn, Renewable Energy Res Grp, Jeddah 21589, Saudi Arabia
关键词
Frequency estimation; grid-connected applications; phase detection; phase-locked loop (PLL); power systems; single-phase systems; synchronization; POWER CONVERTERS; PLL; COMPONENTS; ALGORITHM;
D O I
10.1109/TIE.2016.2555280
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The quadrature signal generation-based phase-locked loops (QSG-PLLs) are highly popular for synchronization purposes in single-phase systems. The main difference among these PLLs often lies in the technique they use for creating the fictitious quadrature signal. One of the most popular QSG approaches is delaying the original single-phase signal by a quarter of a cycle. The PLL with such QSG technique is often called the transfer delay-based PLL (TD-PLL). The TD-PLL benefits from a simple structure, rather fast dynamic response, and a good detection accuracy when the grid frequency is at its nominal value, but it suffers from a phase offset error and double-frequency oscillatory error in the estimated quantities in the presence of frequency drifts. In this paper, a simple yet effective approach to remove the aforementioned errors of the TD-PLL is proposed. The resultant PLL structure is called the adaptive TD-PLL (ATD-PLL). The stability of the ATD-PLL is evaluated by the derivation of its small-signal model. Parameter design guidelines are also presented. Finally, the effectiveness of the ATD-PLL is confirmed using numerical results.
引用
收藏
页码:2848 / 2854
页数:7
相关论文
共 22 条
[11]   Hybrid Synchronous/Stationary Reference-Frame-Filtering-Based PLL [J].
Golestan, Saeed ;
Guerrero, Josep M. ;
Abusorrah, Abdullah M. ;
Al-Turki, Yusuf .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (08) :5018-5022
[12]   Design and Tuning of a Modified Power-Based PLL for Single-Phase Grid-Connected Power Conditioning Systems [J].
Golestan, Saeed ;
Monfared, Mohammad ;
Freijedo, Francisco D. ;
Guerrero, Josep M. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2012, 27 (08) :3639-3650
[13]   A Robust Synchronization to Enhance the Power Quality of Renewable Energy Systems [J].
Hadjidemetriou, Lenos ;
Kyriakides, Elias ;
Blaabjerg, Frede .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (08) :4858-4868
[14]   Linear and Pseudolinear Enhanced Phased-Locked Loop (EPLL) Structures [J].
Karimi-Ghartemani, Masoud .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (03) :1464-1474
[15]   A Unifying Approach to Single-Phase Synchronous Reference Frame PLLs [J].
Karimi-Ghartemani, Masoud .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2013, 28 (10) :4550-4556
[16]  
Kjar S.B., 2005, Design and Control of an Inverter for Photovoltaic Applications
[17]   FPGA Implementation of the Generalized Delayed Signal Cancelation-Phase Locked Loop Method for Detecting Harmonic Sequence Components in Three-Phase Signals [J].
Nascimento, Paulo S. B. ;
de Souza, Helber E. P. ;
Neves, Francisco A. S. ;
Limongi, Leonardo R. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (02) :645-658
[18]  
Nicastri A, 2010, PROC IEEE INT SYMP, P3865, DOI 10.1109/ISIE.2010.5637778
[19]   A robust phase-locked loop algorithm to synchronize static-power converters with polluted AC systems [J].
Perez, Marcelo A. ;
Espinoza, Jose R. ;
Moran, Luis A. ;
Torres, Miguel A. ;
Araya, Ernesto A. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (05) :2185-2192
[20]   Comparison of three single-phase PLL algorithms for UPS applications [J].
Santos Filho, Rubens M. ;
Seixas, Paulo F. ;
Cortizo, Porfirio C. ;
Torres, Leonardo A. B. ;
Souza, Andre F. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (08) :2923-2932