A 2.4-GHz RF Fractional-N Synthesizer With BW=0.25 fREF

被引：23
作者：
Kong, Long [1 ]
Razavi, Behzad [1 ]
机构：
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2018年 / 53卷 / 06期
关键词：
Sigma Delta noise; finite impulse response (FIR) filter; fractional-N synthesizer; loop bandwidth (BW); phase-locked loop (PLL); SUBSAMPLING PLL; BANDWIDTH; CMOS; LOOP;
D O I：
10.1109/JSSC.2018.2796544
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A fractional-N synthesizer architecture incorporates a 35-tap finite impulse response filter that suppresses the Sigma Delta noise, but does not affect the loop bandwidth (BW). Employing a three-stage ring oscillator and operating with a 22.6-MHz reference frequency, the synthesizer achieves a BW of around 5.6 MHz with a power consumption of 10 mW. Realized in 45-nm digital CMOS technology, the synthesizer exhibits a phase noise of -121.4 dBc/Hz at 10-MHz offset and an integrated jitter of 1.5 ps(rms).
引用
收藏
页码：1707 / 1718
页数：12
相关论文
共 20 条
[11]   A 2.4-GHz 6.4-mW Fractional-N Inductorless RF Synthesizer [J].
Kong, Long ;
Razavi, Behzad .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (08) :2117-2127
[12]  
Kong L, 2017, ISSCC DIG TECH PAP I, P330, DOI 10.1109/ISSCC.2017.7870395
[13]   A 2.4 GHz 4 mW Integer-N Inductorless RF Synthesizer [J].
Kong, Long ;
Razavi, Behzad .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (03) :626-635
[14]  
Liang CF, 2015, ISSCC DIG TECH PAP I, V58, P190, DOI 10.1109/ISSCC.2015.7062990
[15]   A DTC-Based Subsampling PLL Capable of Self-Calibrated Fractional Synthesis and Two-Point Modulation [J].
Markulic, Nereo ;
Raczkowski, Kuba ;
Martens, Ewout ;
Paro Filho, Pedro Emiliano ;
Hershberg, Benjamin ;
Wambacq, Piet ;
Craninckx, Jan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (12) :3078-3092
[16]   A wideband 2.4-GHz delta-sigma fractional-N PLL with 1-MB/s in-loop modulation [J].
Pamarti, S ;
Jansson, L ;
Galton, I .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (01) :49-62
[17]   A 14.2 mW 2.55-to-3 GHz Cascaded PLL With Reference Injection and 800 MHz Delta-Sigma Modulator in 0.13 μm CMOS [J].
Park, Dongmin ;
Cho, SeongHwan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (12) :2989-2998
[18]   A 9.2-12.7 GHz Wideband Fractional-N Subsampling PLL in 28 nm CMOS With 280 fs RMS Jitter [J].
Raczkowski, Kuba ;
Markulic, Nereo ;
Hershberg, Benjamin ;
Craninckx, Jan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (05) :1203-1213
[19]   A wide-bandwidth 2.4 GHz ISM band fractional-N PLL with adaptive phase noise cancellation [J].
Swaminathan, Ashok ;
Wang, Kevin J. ;
Galton, Ian .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (12) :2639-2650
[20]   HIGH-SPEED CMOS CIRCUIT TECHNIQUE [J].
YUAN, J ;
SVENSSON, C .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (01) :62-70
12