Chaotic circuit with OTA based memristor on image cryptology

被引:24
|
作者
Yildirim, Melih [1 ]
Kacar, Firat [2 ]
机构
[1] Sci & Technol Res Council Turkey TUBITAK, Ankara, Turkey
[2] Istanbul Univ Cerrahpasa, Dept Elect & Elect Engn, Istanbul, Turkey
关键词
Memristor; Circuit; Spike; Chaos; Image cryptology; DYNAMICAL ANALYSIS; SYSTEM; SYNCHRONIZATION; ATTRACTOR; DESIGN;
D O I
10.1016/j.aeue.2020.153490
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, a new chaotic system and its analog circuit design have been introduced. The circuit of chaotic system has only a memristor, an inductor, a capacitor and a negative resistor. The proposed memristor emulator circuit is based on Operational Transconductance Amplifier (OTA) and it consists of multipliers, resistors, a capacitor and a current conveyor apart from OTAs. We have shown the chaotic behavior of our system with both numerical analyses done in MATLAB environment and an analog circuit analyses using LTspice simulation software. In addition to chaotic (pseudo-periodic) behavior, the periodic spiking behavior of our proposed system by changing a system parameter is also presented. The image cryptology method is carried out to prevent the unauthorized distribution of information and data. In image encryption part, an algorithm is suggested to provide confusion (pixel position permutation) and diffusion (pixel value transformation) operations on the image. A pixel swap method for both row and column is preferred as confusion operation and a logical XOR method for both row and column is done as diffusion operation on the pixels of the image. In order to decrypt the encrypted image, the reversed swap and the reversed XOR operations have been performed. In this way, image encryption and decryption schemes using a chaotic system with OTA based memristor are successfully carried out. Moreover, the security analyses with the help of histogram analysis, correlation coefficient analysis of two adjacent pixels, information entropy analysis and initial condition sensitivity analysis have been done in order to prove that our suggested algorithm is robust against different statistical attacks and exhaustive attack.
引用
收藏
页数:14
相关论文
共 50 条
  • [11] Hardware Implementation of a Chaotic Circuit Based on a Memristor
    Polo, Juan
    Lopez, Hans
    Hernandez, Cesar
    ENGINEERING LETTERS, 2024, 32 (06) : 1221 - 1232
  • [12] Fully CMOS Memristor Based Chaotic Circuit
    Yener, Suayb Cagri
    Kuntman, H. Hakan
    RADIOENGINEERING, 2014, 23 (04) : 1140 - 1149
  • [13] A novel memristor chaotic circuit based on CFOA
    Hong, Qinghui
    Zeng, Yicheng
    Li, Zhijun
    MATERIAL SCIENCE, CIVIL ENGINEERING AND ARCHITECTURE SCIENCE, MECHANICAL ENGINEERING AND MANUFACTURING TECHNOLOGY II, 2014, 651-653 : 603 - +
  • [14] A Simple Parallel Chaotic Circuit Based on Memristor
    Zhang, Xiefu
    Tian, Zean
    Li, Jian
    Cui, Zhongwei
    ENTROPY, 2021, 23 (06)
  • [15] A new simple chaotic circuit based on memristor and meminductor
    Liu, Xingce
    Mou, Jun
    Wang, Jieyang
    Liu, Jian
    Cao, Yinghong
    EUROPEAN PHYSICAL JOURNAL PLUS, 2021, 136 (11):
  • [16] A novel simple chaotic circuit based on memristor–memcapacitor
    Xujiong Ma
    Jun Mou
    Jian Liu
    Chenguang Ma
    Feifei Yang
    Xiu Zhao
    Nonlinear Dynamics, 2020, 100 : 2859 - 2876
  • [17] Realization of memristor-based chaotic rossler circuit
    Taskiran, Zehra Gulru Cam
    Sedef, Herman
    JOURNAL OF THE FACULTY OF ENGINEERING AND ARCHITECTURE OF GAZI UNIVERSITY, 2020, 35 (02): : 765 - 774
  • [18] A new simple chaotic circuit based on memristor and meminductor
    Xingce Liu
    Jun Mou
    Jieyang Wang
    Jian Liu
    Yinghong Cao
    The European Physical Journal Plus, 136
  • [19] A new mix chaotic circuit based on memristor–memcapacitor
    Yixin Chen
    Jun Mou
    Hadi Jahanshahi
    Zhisen Wang
    Yinghong Cao
    The European Physical Journal Plus, 138
  • [20] Secure Communication Using Memristor based Chaotic Circuit
    Saini, Sanju
    Saini, J. S.
    2014 INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND GRID COMPUTING (PDGC), 2014, : 159 - 163