共 27 条
[1]
Scaling constraints in nanoelectronic random-access memories
[J].
NANOTECHNOLOGY,
2005, 16 (10)
:2251-2260
[2]
[Anonymous], 2012, International Technology Roadmap for Semiconductors (ITRS)
[3]
[Anonymous], IEDM
[4]
[Anonymous], IEDM
[5]
Burr G. W., 2012, 2012 IEEE Symposium on VLSI Technology, P41, DOI 10.1109/VLSIT.2012.6242451
[7]
Fundamental analysis of resistive nano-crossbars for the use in hybrid Nano/CMOS-memory
[J].
ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE,
2007,
:328-331
[8]
Gopalakrishnan K., 2010, P VLSIT, P205
[10]
Kawahara A., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P432, DOI 10.1109/ISSCC.2012.6177078