共 10 条
- [3] Auth C., 2012, 2012 IEEE Symposium on VLSI Technology, P131, DOI 10.1109/VLSIT.2012.6242496
- [4] A 0.063 μm2 FinFET SRAM cell demonstration with conventional lithography using a novel integration scheme with aggressively scaled fin and gate pitch [J]. 2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 19 - +
- [6] Colinge JP, 2008, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-0-387-71752-4_1
- [7] Hook TB., 2012, P IEEE 2012 CUST INT, P1
- [8] Huang X., 1999, IEDM, P67, DOI [DOI 10.1109/IEDM.1999.823848, 10.1109/iedm.1999. 823848]