Design considerations and implementation of a programmable high-frequency continuous-time filter and variable-gain amplifier in submicrometer CMOS

被引:62
作者
Gopinathan, V
Tarsia, M
Choi, D
机构
[1] Texas Instruments Inc, Edison, NJ 08837 USA
[2] Texas Instruments Inc, Dallas, TX 75240 USA
关键词
boost; continuous-time filters; equiripple group-delay lowpass filters; hard-disk drive read channels; programmable filters; variable-gain amplifier;
D O I
10.1109/4.808895
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report on an approach to designing high-speed, low-voltage programmable continuous-time filters with an embedded variable-gain amplifier (VGA), The methods we describe here are aimed at implementation in ultra-short-channel, low-voltage CMOS technologies. The seventh-order equiripple filter and VGA combination described here has a -3-dB frequency programmable from 30 to 100 MHz, gain programmable from 0 to 17 dB and 12 dB of boost.
引用
收藏
页码:1698 / 1707
页数:10
相关论文
共 7 条
[1]  
CANNING JR, 1976, Patent No. 1421093
[2]   DESIGN OF A BIPOLAR 10-MHZ PROGRAMMABLE CONTINUOUS-TIME 0.05-DEGREES EQUIRIPPLE LINEAR-PHASE FILTER [J].
DEVEIRMAN, GA ;
YAMASAKI, RG .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (03) :324-331
[3]   HIGH-FREQUENCY CMOS CONTINUOUS-TIME FILTERS [J].
KHORRAMABADI, H ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (06) :939-948
[4]   DESIGN OF A 15-MHZ CMOS CONTINUOUS-TIME FILTER WITH ON-CHIP TUNING [J].
KHOURY, JM .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (12) :1988-1997
[5]   A 4-MHZ CMOS CONTINUOUS-TIME FILTER WITH ON-CHIP AUTOMATIC TUNING [J].
KRUMMENACHER, F ;
JOEHL, N .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (03) :750-758
[6]   A 20-MHZ 6TH-ORDER BICMOS PARASITIC-INSENSITIVE CONTINUOUS-TIME FILTER AND 2ND-ORDER EQUALIZER OPTIMIZED FOR DISK-DRIVE READ CHANNELS [J].
LABER, CA ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (04) :462-470
[7]  
TAN KS, 1978, IEEE J SOLID-ST CIRC, V13, P814