Symbolic cache analysis for real-time systems

被引:10
|
作者
Blieberger, J
Fahringer, T
Scholz, B
机构
[1] Vienna Univ Technol, Dept Comp Aided Automat, A-1040 Vienna, Austria
[2] Univ Vienna, Inst Software Technol & Parallel Syst, A-1090 Vienna, Austria
关键词
cache hit prediction; symbolic evaluation; static analysis; worst-case execution time;
D O I
10.1023/A:1008193114940
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Caches impose a major problem for predicting execution times of real-time systems since the cache behavior depends on the history of previous memory references. Too pessimistic assumptions on cache hits can obtain worst-case execution time estimates that are prohibitive for real-time systems. This paper presents a novel approach for deriving a highly accurate analytical cache hit function for C-programs at compile-time based on the assumption that no external cache interference (e.g. process dispatching or DMA activity) occurs. First, a symbolic tracefile of an instrumented C-program is generated based on symbolic evaluation, which is a static technique to determine the dynamic behavior of programs. All memory references of a program are described by symbolic expressions and recurrences and stored in chronological order in the symbolic tracefile. Second, a cache hit function for several cache architectures is computed based on a cache evaluation technique. Our approach goes beyond previous work by precisely modelling program control flow and program unknowns, modelling large classes of cache architectures, and providing very accurate cache hit predictions. Examples for the SPARC architecture are used to illustrate the accuracy and effectiveness of our symbolic cache prediction.
引用
收藏
页码:181 / 215
页数:35
相关论文
共 50 条
  • [1] Symbolic cache analysis for real-time systems
    Blieberger, Johann
    Fahringer, Thomas
    Scholz, Bernhard
    Real-Time Systems, 2000, 18 (02) : 181 - 215
  • [2] Symbolic Cache Analysis for Real-Time Systems
    Johann Blieberger
    Thomas Fahringer
    Bernhard Scholz
    Real-Time Systems, 2000, 18 : 181 - 215
  • [3] Symbolic schedulability analysis of real-time systems
    Kwak, HH
    Lee, I
    Philippou, A
    Choi, JY
    Sokolsky, O
    19TH IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 1998, : 409 - 418
  • [4] A Stack Cache for Real-Time Systems
    Schoeberl, Martin
    Nielsen, Carsten
    2016 IEEE 19TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC 2016), 2016, : 150 - 157
  • [5] The use of cache memory in real-time systems
    Milligan, MKJ
    Cragon, HG
    CONTROL ENGINEERING PRACTICE, 1996, 4 (10) : 1435 - 1442
  • [6] Minimizing Cache Usage for Real-time Systems
    Sun, Binqi
    Kloda, Tomasz
    Garcia, Sergio Arribas
    Gracioli, Giovani
    Caccamo, Marco
    PROCEEDINGS OF 31ST INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS, RTNS 2023, 2023, : 200 - 211
  • [7] Integrated Instruction Cache Analysis and Locking in Multitasking Real-time Systems
    Ding, Huping
    Liang, Yun
    Mitra, Tulika
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [8] SYMBOLIC MODEL CHECKING FOR REAL-TIME SYSTEMS
    HENZINGER, TA
    NICOLLIN, X
    SIFAKIS, J
    YOVINE, S
    INFORMATION AND COMPUTATION, 1994, 111 (02) : 193 - 244
  • [9] Symbolic simulation of real-time concurrent systems
    Wang, F
    Huang, GD
    Yu, F
    REAL-TIME AND EMBEDDED COMPUTING SYSTEMS AND APPLICATIONS, 2003, 2968 : 595 - 617
  • [10] Symbolic model checking of real-time systems
    Logothetis, G
    Schneider, K
    EIGHTH INTERNATIONAL SYMPOSIUM ON TEMPORAL REPRESENTATION AND REASONING, PROCEEDINGS, 2001, : 214 - 223