Design of quantum dot cellular automata based fault tolerant convolution encoders for secure nanocomputing

被引:6
|
作者
Ahmed, Suhaib [1 ]
Naz, Syed Farah [2 ]
机构
[1] Baba Ghulam Shah Badshah Univ, Dept Elect & Commun Engn, Rajouri, India
[2] Shri Mata Vaishno Devi Univ, Sch Elect & Commun Engn, Katra, India
关键词
Convolution encoder; quantum cells; energy dissipation; nanocomputing; quantum dot cellular automata; fault analysis; POWER DISSIPATION; QCA; SIMULATION; DECODER;
D O I
10.1142/S021974992050032X
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The issues faced by Complementary metal oxide semi-conductor (CMOS) technology in the nanoregime have led to the research of other possible technologies which can operate with same functionalities however, with higher speed and lower power dissipation. One such technology is Quantum-dot Cellular Automata (QCA). At present, logic circuit designs using QCA have been comprehensively researched and one such application area being investigated is data transmission. Various data transfer techniques for reliable data transfer are available and among them convolution coding is being widely used in mobile, radio and satellite communications. Considering the evolution towards nano communication networks, in this paper an ultra-proficient designs of 1/2 rate and 1/3 rate convolution encoders based on a cost-efficient and fault tolerant XOR gate design have been proposed for application in nano communication networks. Based on the performance analysis, it is observed that the proposed designs are efficient in respect to cell count, area, delay and circuit cost and achieves performance improvement up to 40.21% for 1/2 encoder and 31.81% for 1/3 encoder compared to the best design in the literature. In addition to this, the energy dissipation analysis of the proposed designs is also presented. The proposed designs can thus be efficiently utilized in various nanocommunication applications requiring minimal area and ultra-low power consumption.
引用
收藏
页数:22
相关论文
共 50 条
  • [31] Performance Analysis of Regular Clocking Based Quantum-Dot Cellular Automata Logic Circuit: Fault Tolerant Approach
    Pramanik, Amit Kumar
    Pal, Jayanta
    Sikdar, Biplab K.
    Sen, Bibhash
    CELLULAR AUTOMATA (ACRI 2022), 2022, 13402 : 185 - 198
  • [32] Layout design of manufacturable quantum-dot cellular automata
    Janez, Miha
    Pecar, Primoz
    Mraz, Miha
    MICROELECTRONICS JOURNAL, 2012, 43 (07) : 501 - 513
  • [33] Novel multiplexer circuit design in quantum-dot cellular automata technology
    Rezai, Abdalhossein
    Aliakbari, Davood
    Karimi, Asghar
    NANO COMMUNICATION NETWORKS, 2023, 35
  • [34] Dual banyan network (DBN) design: A quantum-dot cellular automata (QCA) based approach
    Das, Jadav Chandra
    Debnath, Bikash
    De, Debashis
    Mohan, V. Murali
    NANO COMMUNICATION NETWORKS, 2024, 41
  • [35] Novel Fault-Tolerant Processing in Memory Cell in Ternary Quantum-Dot Cellular Automata
    Dehbozorgi, Leila
    Sabbaghi-Nadooshan, Reza
    Kashaninia, Alireza
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2022, 38 (04): : 419 - 444
  • [36] Novel Fault-Tolerant Processing in Memory Cell in Ternary Quantum-Dot Cellular Automata
    Leila Dehbozorgi
    Reza Sabbaghi-Nadooshan
    Alireza Kashaninia
    Journal of Electronic Testing, 2022, 38 : 419 - 444
  • [37] Novel efficient fault-tolerant full-adder for quantum-dot cellular automata
    Farazkish, Razieh
    INTERNATIONAL JOURNAL OF NANO DIMENSION, 2018, 9 (01) : 58 - 67
  • [38] Reversible logic-based image steganography using quantum dot cellular automata for secure nanocommunication
    Debnath, Bikash
    Das, Jadav Chandra
    De, Debashis
    IET CIRCUITS DEVICES & SYSTEMS, 2017, 11 (01) : 58 - 67
  • [39] Efficient and Robust SRAM Cell Design Based on Quantum-Dot Cellular Automata
    Azimi, Saeid
    Angizi, Shaahin
    Moaiyeri, Mohammad Hossein
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2018, 7 (03) : Q38 - Q45
  • [40] Quantum-dot cellular automata
    Cole, T
    Lusth, JC
    PROGRESS IN QUANTUM ELECTRONICS, 2001, 25 (04) : 165 - 189