Exploiting performance counters to predict and improve energy performance of HPC systems

被引:28
作者
Chetsa, G. L. Tsafack [1 ,2 ]
Lefevre, L. [1 ]
Pierson, J. M. [2 ]
Stolf, P. [2 ]
Da Costa, G. [2 ]
机构
[1] Univ Lyon, INRIA Avalon, Ecole Normale Super Lyon, Lyon, France
[2] Univ Toulouse, IRIT, Toulouse, France
来源
FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE | 2014年 / 36卷
关键词
Energy performance; High performance computing; Hardware performance counters; Green IT; Power consumption;
D O I
10.1016/j.future.2013.07.010
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Hardware monitoring through performance counters is available on almost all modern processors. Although these counters are originally designed for performance tuning, they have also been used for evaluating power consumption. We propose two approaches for modelling and understanding the behaviour of high performance computing (HPC) systems relying on hardware monitoring counters. We evaluate the effectiveness of our system modelling approach considering both optimizing the energy usage of HPC systems and predicting HPC applications' energy consumption as target objectives. Although hardware monitoring counters are used for modelling the system, other methods - including partial phase recognition and cross platform energy prediction - are used for energy optimization and prediction. Experimental results for energy prediction demonstrate that we can accurately predict the peak energy consumption of an application on a target platform; whereas, results for energy optimization indicate that with no a priori knowledge of workloads sharing the platform we can save up to 24% of the overall HPC system's energy consumption under benchmarks and real-life workloads. (C) 2014 Elsevier B.V. All rights reserved.
引用
收藏
页码:287 / 298
页数:12
相关论文
共 29 条
[1]  
AMD, 2001, MOB AMD DUR PROC MOD
[2]  
[Anonymous], IPDPS
[3]  
[Anonymous], 2008, PARALLEL DISTRIBUTED
[4]  
[Anonymous], P 2006 ACM IEEE C SU
[5]  
Bailey D.H., 1991, INT J SUPERCOMPUT AP
[6]   Molecular dynamics simulations [J].
Binder, K ;
Horbach, J ;
Kob, W ;
Paul, W ;
Varnik, F .
JOURNAL OF PHYSICS-CONDENSED MATTER, 2004, 16 (05) :S429-S453
[7]   Grid'5000:: A large scale and highly reconfigurable experimental grid testbed [J].
Bolze, Raphael ;
Cappello, Franck ;
Caron, Eddy ;
Dayde, Michel ;
Desprez, Frederic ;
Jeannot, Emmanuel ;
Jegou, Yvon ;
Lanteri, Stephane ;
Leduc, Julien ;
Melab, Noredine ;
Mornet, Guillaume ;
Namyst, Raymond ;
Primet, Pascale ;
Quetier, Benjamin ;
Richard, Olivier ;
Talbi, El-Ghazali ;
Touche, Irea .
INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2006, 20 (04) :481-494
[8]  
Chetsa G. L. T., 2012, 2012 24th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2012), P132, DOI 10.1109/SBAC-PAD.2012.32
[9]  
Chetsa Ghislain Landry Tsafack, 2012, Energy Efficient Data Centers. First International Workshop, E2DC 2012. Revised Selected Papers, P141, DOI 10.1007/978-3-642-33645-4_13
[10]   Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times [J].
Choi, K ;
Soma, R ;
Pedram, M .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (01) :18-28