Practical Exhaustive Optimization Phase Order Exploration and Evaluation

被引:42
作者
Kulkarni, Prasad A. [1 ]
Whalley, David B. [2 ]
Tyson, Gary S. [2 ]
Davidson, Jack W. [3 ]
机构
[1] Univ Kansas, Lawrence, KS 66045 USA
[2] Florida State Univ, Tallahassee, FL 32306 USA
[3] Univ Virginia, Charlottesville, VA USA
基金
美国国家科学基金会;
关键词
Performance; Measurement; Algorithms; Phase ordering; exhaustive search; iterative compilation;
D O I
10.1145/1509864.1509865
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Choosing the most appropriate optimization phase ordering has been a long-standing problem in compiler optimizations. Exhaustive evaluation of all possible orderings of optimization phases for each function is generally dismissed as infeasible for production-quality compilers targeting accepted benchmarks. In this article, we show that it is possible to exhaustively evaluate the optimization phase order space for each function in a reasonable amount of time for most of the functions in our benchmark suite. To achieve this goal, we used various techniques to significantly prune the optimization phase order search space so that it can be inexpensively enumerated in most cases and reduce the number of program simulations required to evaluate program performance for each distinct phase ordering. The techniques described are applicable to other compilers in which it is desirable to find the best phase ordering for most functions in a reasonable amount of time. We also describe some interesting properties of the optimization phase order space, which will prove useful for further studies of related problems in compilers.
引用
收藏
页数:36
相关论文
共 35 条
[1]  
Agakov F, 2006, INT SYM CODE GENER, P295
[2]  
[Anonymous], 2004, LIPPOLIS
[3]  
[Anonymous], P ACM SIGPLAN SIGBED
[4]  
[Anonymous], P 21 ANN ACM SIGPLAN
[5]  
Barr Michael., 2006, PROGRAMMING EMBEDDED
[6]  
BENITEZ ME, 1988, P SIGPLAN 88 C PROGR, P329
[7]  
Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
[8]   Optimizing for reduced code space using genetic algorithms [J].
Cooper, KD ;
Schielke, PJ ;
Subramanian, D .
ACM SIGPLAN NOTICES, 1999, 34 (07) :1-9
[9]  
COOPER KD, 2005, P ACM SIGPLAN SIGBED, P69
[10]   A DESIGN ENVIRONMENT FOR ADDRESSING ARCHITECTURE AND COMPILER INTERACTIONS [J].
DAVIDSON, JW ;
WHALLEY, DB .
MICROPROCESSORS AND MICROSYSTEMS, 1991, 15 (09) :459-472