Statistical Blockade: Very Fast Statistical Simulation and Modeling of Rare Circuit Events and Its Application to Memory Design

被引:107
作者
Singhee, Amith [1 ]
Rutenbar, Rob A. [2 ]
机构
[1] IBM Corp, Div Res, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA
关键词
Design automation; extreme values; memories; Monte Carlo methods; simulation; statistics; yield estimation; WAKEBY DISTRIBUTIONS; FLUCTUATIONS; PARAMETERS; QUANTILES;
D O I
10.1109/TCAD.2009.2020721
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Circuit reliability under random parametric variation is an area of growing concern. For highly replicated circuits, e. g., static random access memories (SRAMs), a rare statistical event for one circuit may induce a not-so-rare system failure. Existing techniques perform poorly when tasked to generate both efficient sampling and sound statistics for these rare events. Statistical blockade is a novel Monte Carlo technique that allows us to efficiently filter-to block-unwanted samples that are insufficiently rare in the tail distributions we seek. The method synthesizes ideas from data mining and extreme value theory and, for the challenging application of SRAM yield analysis, shows speedups of 10-100 times over standard Monte Carlo.
引用
收藏
页码:1176 / 1189
页数:14
相关论文
共 36 条
[1]  
AGARWAL K, 2006, S VLSI CIRC, P67
[2]  
[Anonymous], 1999, Advances in kernel methods: Support vector learning
[3]  
[Anonymous], Data Mining Practical Machine Learning Tools and Techniques with Java
[4]  
[Anonymous], 2003, MODELLING EXTREMAL E
[5]   RESIDUAL LIFE TIME AT GREAT AGE [J].
BALKEMA, AA ;
DEHAAN, L .
ANNALS OF PROBABILITY, 1974, 2 (05) :792-804
[6]   The impact of intrinsic device fluctuations on CMOS SRAM cell stability [J].
Bhavnagarwala, AJ ;
Tang, XH ;
Meindl, JD .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (04) :658-665
[7]   A tutorial on Support Vector Machines for pattern recognition [J].
Burges, CJC .
DATA MINING AND KNOWLEDGE DISCOVERY, 1998, 2 (02) :121-167
[8]   Analyzing static noise margin for sub-threshold SRAM in 65nm CMOS [J].
Calhoun, BH ;
Chandrakasan, A .
ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, :363-366
[9]  
de Haan L., 1990, Statistica Neerlandica, V44, P45, DOI DOI 10.1111/J.1467-9574.1990.TB01526.X
[10]  
Du X., 2001, J. Des. Manuf. Autom, V4, P47, DOI [10.1080/ 15320370108500218, DOI 10.1080/15320370108500218, 10.1080/15320370108500218]