Performance and reliability aspects of FOND: A new deep submicron CMOS device concept

被引:7
作者
Bellens, R [1 ]
VandenBosch, G [1 ]
Habas, P [1 ]
Mieville, JP [1 ]
Badenes, G [1 ]
Clerix, A [1 ]
Groeseneken, G [1 ]
Deferm, L [1 ]
Maes, HE [1 ]
机构
[1] IMEC,B-3001 LOUVAIN,BELGIUM
关键词
Number:; 8002; Acronym:; -; Sponsor:;
D O I
10.1109/16.535326
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The electrical performance and the hot-carrier degradation behavior of a new type of fully overlapped device called FOND (Fully Overlapped Nitride-etch defined Device) is analyzed and compared to that of conventional LDD devices, Similar current driveability is found for the FOND devices compared to conventional LDD devices although in the FOND device significantly smaller concentrations are used for the lightly doped n(-)-regions. For the overlapped device, a higher gate and overlap capacitance is found, originating from a larger poly length and self-alignment of the junction implant to the poly, For identical voltage conditions, this is reflected in a somewhat lower ring oscillator speed, compared to the LDD case, Concerning reliability, it is shown that deep submicron FOND devices can easily exceed the lifetime of the conventional LDD devices by two orders of magnitude, Based on experimental and simulation results, this higher hot-carrier resistance is explained by a smaller hot-carrier generation and a lower sensitivity of the overlapped device to hot-carrier damage. For the nMOS transistors, the lower generation of damage is the result of the lower lateral electric field due to the low n(-) concentration and the overlap of the polysilicon gate on the n(-) region while the suppressed sensitivity is due to the complete overlap, Compared to LDD devices, the use of fully overlapped devices creates a wider process and reliability margin that can be used to optimize other electrical parameters.
引用
收藏
页码:1407 / 1415
页数:9
相关论文
共 12 条
[1]  
BELLENS R, 1988, P IRPS, P8
[2]  
BELLENS R, 1995, P IRPS, P254
[3]  
HABAS P, 1995, P INFOS, P285
[4]  
Hori T., 1991, International Electron Devices Meeting 1991. Technical Digest (Cat. No.91CH3075-9), P375, DOI 10.1109/IEDM.1991.235375
[5]   DEEP-SUBMICROMETER LARGE-ANGLE-TILT IMPLANTED DRAIN (LATID) TECHNOLOGY [J].
HORI, T ;
HIRASE, J ;
ODAKE, Y ;
YASUI, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (10) :2312-2324
[6]  
HUANG TY, 1986, IEDM TECH DIG, P642
[7]  
Inuishi M., 1991, International Electron Devices Meeting 1991. Technical Digest (Cat. No.91CH3075-9), P371, DOI 10.1109/IEDM.1991.235376
[8]   IMPACT OF THE GATE DRAIN OVERLAPPED DEVICE (GOLD) FOR DEEP SUBMICROMETER VLSI [J].
IZAWA, R ;
KURE, T ;
TAKEDA, E .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (12) :2088-2093
[9]  
KOLDYAEV V, 1995, P ESSDERC, P757
[10]   A HYBRID DEVICE SIMULATOR THAT COMBINES MONTE-CARLO AND DRIFT-DIFFUSION ANALYSIS [J].
KOSINA, H ;
SELBERHERR, S .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (02) :201-210