FPGA-based implementation of recursive algorithms

被引:26
作者
Sklyarov, V [1 ]
机构
[1] Univ Aveiro, IEETA, Dept Elect & Telecommun, P-3810193 Aveiro, Portugal
关键词
recursive algorithms; hierarchical finite state machines; sorting; binary tree; data compression;
D O I
10.1016/j.micpro.2004.03.008
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The paper suggests a novel method for implementing recursive algorithms in hardware. The required support for recursion has been provided through a modular and a hierarchical specification of it control unit that can be translated to an implementation of the respective hardware circuit on the basis of a recursive hierarchical finite state machine and through a mechanism that permits the contents of an execution unit to be stored/restored between hierarchical calls/retums. The paper describes all the details that are required to implement recursive algorithms in hardware. It begins with software (C++) models and finishes with synthesizable VHDL codes. Two practical applications of recursive algorithms in the data sorting and compression area have been studied in detail. (C) 2004 Elsevier B.V. All rights reserved.
引用
收藏
页码:197 / 211
页数:15
相关论文
共 8 条
[1]  
[Anonymous], 1998, C PROGRAMMING LANGUA
[2]  
CARRANO FM, 1995, DATA ABSTRACTION PRO
[3]  
MARUYAMA T, 1999, LECT NOTES COMPUTER, V1673, P450, DOI DOI 10.1007/978-3-540-48302-1_52
[4]   Gbit/s lossless data compression hardware [J].
Núñez, JL ;
Jones, S .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (03) :499-510
[5]  
Rosen K.H., 2000, Handbook of Discrete and Combinatorial Mathematics
[6]  
Sklyarov V, 2003, ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, P127
[8]  
[No title captured]