A Configurable 12-237 kS/s 12.8 mW Sparse-Approximation Engine for Mobile Data Aggregation of Compressively Sampled Physiological Signals

被引：20

作者：

Ren, Fengbo ^{[1
]}

Markovic, Dejan ^{[1
]}

机构：

[1] Univ Calif Los Angeles, Los Angeles, CA 90095 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2016年 / 51卷 / 01期

关键词：

Application-specific integrated circuits (ASICs); biomedical signal processing; compressed sensing; digital integrated circuits; energy efficiency; low-power design; minimization methods; parallel architecture; real-time systems; reconfigurable architecture; signal reconstruction; ORTHOGONAL MATCHING PURSUIT; VLSI DESIGN; ARCHITECTURE; SYSTEM;

D O I：

10.1109/JSSC.2015.2480862

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Compressive sensing (CS) is a promising technology for realizing low-power and cost-effective wireless sensor nodes (WSNs) in pervasive health systems for 24/7 health monitoring. Due to the high computational complexity (CC) of the reconstruction algorithms, software solutions cannot fulfill the energy efficiency needs for real-time processing. In this paper, we present a 12-237 kS/s 12.8 mW sparse-approximation (SA) engine chip that enables the energy-efficient data aggregation of compressively sampled physiological signals on mobile platforms. The SA engine chip integrated in 40 nm CMOS can support the simultaneous reconstruction of over 200 channels of physiological signals while consuming <1% of a smartphone's power budget. Such energy-efficient reconstruction enables two-to-three times energy saving at the sensor nodes in a CS-based health monitoring system as compared to traditional Nyquist-based systems, while providing timely feedback and bringing signal intelligence closer to the user.

引用

页码：68 / 78

页数：11

共 18 条

[1] VLSI Design of a Monolithic Compressive-Sensing Wideband Analog-to-Information Converter [J].