Application-specific configuration of multithreaded processor architecture for embedded applications

被引：0

作者：

Kiemb, M ^{[1
]}

Choi, K ^{[1
]}

机构：

[1] Seoul Natl Univ, Sch EECS, Seoul, South Korea

来源：

2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In the design of an embedded system, it is important to find an optimal architecture configuration according to the characteristics of the application so as to fully exploit the hardware resources. We consider simultaneous multithreaded processor as a processor core that runs the embedded application. In our simulation results, the performance enhancement by adopting SMT processor is dependent on the characteristics of each application. The application characteristics can be obtained by profiling it. We suggest a method that estimates SMT performance upper bound from the profile information. With the estimation results, we can find an optimal configuration without simulating all possible configurations.

引用

页码：941 / 944

页数：4

共 50 条

[41] Low-Power Application-Specific Processor for FFT Computations [J].

Pitkaenen, Teemu Oskari ;

Takala, Jarmo .

JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 63 (01) :165-176

[42] APPLICATION-SPECIFIC PROCESSOR BRINGS HIGH-PERFORMANCE TO DSP [J].

MARRIN, K .

COMPUTER DESIGN, 1986, 25 (14) :30-&

[43] LOW-POWER APPLICATION-SPECIFIC PROCESSOR FOR FFT COMPUTATIONS [J].

Pitkanen, Teemu ;

Takala, Jarmo .

2009 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1- 8, PROCEEDINGS, 2009, :593-596

[44] An Application-Specific Low Power Speech Processor for Cochlear Implants [J].

Mai, Songping ;

Zhang, Chun ;

Wang, Zhihua .

2009 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS 2009), 2009, :172-+

[45] An Application-specific Instruction Set Processor for Power Quality Monitoring [J].

Vaas, Steffen ;

Reichenbach, Marc ;

Fey, Dietmar .

2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2016, :181-188

[46] Method to derive application-specific embedded processing cores [J].

Hebert, Olivier ;

Kraljic, Ivan C. ;

Savaria, Yvon .

Hardware/Software Codesign - Proceedings of the International Workshop, 2000, :88-92

[47] A Clustered Manycore Processor Architecture for Embedded and Accelerated Applications [J].

de Dinechin, Benoit Dupont ;

Ayrignac, Renaud ;

Beaucamps, Pierre-Edouard ;

Couvert, Patrice ;

Ganne, Benoit ;

de Massas, Pierre Guironnet ;

Jacquet, Francois ;

Jones, Samuel ;

Chaisemartin, Nicolas Morey ;

Riss, Frederic ;

Strudel, Thierry .

2013 IEEE CONFERENCE ON HIGH PERFORMANCE EXTREME COMPUTING (HPEC), 2013,

[48] 32Bit processor architecture for embedded applications [J].

Wilson, Ian .

Electronic Product Design, 1988, 9 (05) :25-28

[49] Multiple context multithreaded superscalar processor architecture [J].

Loh, KS ;

Wong, WF .

JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (03) :243-258

[50] A MULTITHREADED PROCESSOR ARCHITECTURE WITH SIMULTANEOUS INSTRUCTION ISSUING [J].

HIRATA, H ;

MOCHIZUKI, Y ;

NISHIMURA, A ;

NAKASE, Y ;

NISHIZAWA, T .

SUPERCOMPUTER, 1992, 9 (03) :23-39

← 1 2 3 4 5 →