Application-specific configuration of multithreaded processor architecture for embedded applications

被引：0

作者：

Kiemb, M ^{[1
]}

Choi, K ^{[1
]}

机构：

[1] Seoul Natl Univ, Sch EECS, Seoul, South Korea

来源：

2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In the design of an embedded system, it is important to find an optimal architecture configuration according to the characteristics of the application so as to fully exploit the hardware resources. We consider simultaneous multithreaded processor as a processor core that runs the embedded application. In our simulation results, the performance enhancement by adopting SMT processor is dependent on the characteristics of each application. The application characteristics can be obtained by profiling it. We suggest a method that estimates SMT performance upper bound from the profile information. With the estimation results, we can find an optimal configuration without simulating all possible configurations.

引用

页码：941 / 944

页数：4

共 50 条

[21] A programmable application-specific CELP processor with parallel architectures [J].

Suen, AN ;

Wang, JF ;

Liu, BY .

1996 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, CONFERENCE PROCEEDINGS, VOLS 1-6, 1996, :3252-3255

[22] Synthesis Algorithm for Application-Specific Homogeneous Processor Networks [J].

Cong, Jason ;

Gururaj, Karthik ;

Han, Guoling ;

Jiang, Wei .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (09) :1318-1329

[23] Application-Specific Processor for Piecewise Linear Functions Computation [J].

Agustin Rodriguez, J. ;

Lifschitz, Omar D. ;

Manuel Jimenez-Fernandez, Victor ;

Julian, Pedro ;

Enrique Agamennoni, Osvaldo .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (05) :971-981

[24] PROCESSOR ARCHITECTURE CONSIDERATIONS FOR EMBEDDED CONTROLLER APPLICATIONS [J].

CATES, R .

IEEE MICRO, 1988, 8 (03) :28-38

[25] A manycore vision processor architecture for embedded applications [J].

da Silva, Bruno Almeida ;

Lima, Arthur Mendes ;

Yudi, Jones .

2020 X BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), 2020,

[26] Characterization of embedded applications for decoupled processor architecture [J].

Djabelkhir, A ;

Seznec, A .

2003 IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, 2003, :119-127

[27] Automatic Tool-Flow for Mapping Applications to an Application-Specific CGRA Architecture [J].

Fricke, Florian ;

Werner, Andre ;

Shahin, Keyvan ;

Werner, Florian ;

Huebner, Michael .

2019 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2019, :147-154

[28] Power efficient embedded processor IP's through application-specific tag compression in data caches [J].

Petrov, P ;

Orailoglu, A .

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, :1065-1071

[29] Architecture Optimization of Application-Specific Implicit Instructions [J].

Di Biagio, Andrea ;

Agosta, Giovanni ;

Sykora, Martino ;

Silvano, Cristina .

ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2012, 11

[30] A decoupled architecture for application-specific file prefetching [J].

Yang, CK ;

Mitra, T ;

Chiueh, TC .

USENIX ASSOCIATION PROCEEDINGS OF THE FREENIX TRACK, 2002, :157-170

← 1 2 3 4 5 →