Understanding the potential and limitations of HfAlO as interpoly dielectric in floating-gate Flash memory

被引:16
作者
Govoreanu, B. [1 ]
Degraeve, R. [1 ]
Zahid, M. B. [1 ]
Nyns, L. [1 ]
Cho, M. [1 ]
Kaczer, B. [1 ]
Jurczak, M. [1 ]
Kittl, J. A. [1 ]
Van Houdt, J. [1 ]
机构
[1] IMEC, B-3001 Leuven, Belgium
关键词
HfAlO; High-k materials; Defect density; Interpoly dielectrics; Flash memory; NAND; RELIABILITY;
D O I
10.1016/j.mee.2009.03.099
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Introduction of high-k dielectrics in Flash memory is seen as a must for the upcoming technology nodes. Hafnium aluminate (HfAlO) has been identified as a possible candidate for implementing the interpoly dielectric in floating gate memory. In this work, we establish a link between the material morphology and its electrical response, allowing to understand memory device behavior and to consequently assess the potential and limitations of HfAlO as IPD in a memory cell. (C) 2009 Elsevier B.V. All rights reserved.
引用
收藏
页码:1807 / 1811
页数:5
相关论文
共 50 条
[21]   Heavy ion induced upset errors in 90-nm 64 Mb NOR-type floating-gate Flash memory [J].
毕津顺 ;
习凯 ;
李博 ;
王海滨 ;
季兰龙 ;
李金 ;
刘明 .
Chinese Physics B, 2018, 27 (09) :619-623
[22]   Multilayer Graphene as Charge Storage Layer in Floating Gate Flash Memory [J].
Mishra, Abhishek ;
Kalita, Hemen ;
Waikar, Mayur ;
Gour, Amit ;
Bhaisare, Meenakshi ;
Khare, Manali ;
Aslam, Mohammed ;
Kottantharayil, Anil .
2012 4TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2012,
[23]   Low Voltage Flash Memory Design Based on Floating Gate SOFFET [J].
Ashenafi, Emeshaw ;
Es-Sakhi, Azzedin ;
Chowdhury, Masud .
2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, :129-132
[24]   Graphene as Charge Storage Layer in Floating Gate Flash Memory with Highk Tunnel Barrier Engineering [J].
Ahmad, M. Hilman ;
Alias, N. Ezaila ;
Hamzah, Afiq ;
Johari, Zaharah ;
Abidin, M. S. Z. ;
Ismail, Razali .
2018 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED), 2018,
[25]   Floating-gate nanofibrous electret arrays for high performance nonvolatile organic transistor memory devices [J].
Shi, Naien ;
Liu, Dong ;
Jin, Xiaolei ;
Wu, Wandan ;
Zhang, Jun ;
Yi, Mingdong ;
Xie, Linghai ;
Guo, Fengning ;
Yang, Lei ;
Ou, Changjin ;
Xue, Wei ;
Huang, Wei .
ORGANIC ELECTRONICS, 2017, 49 :218-225
[26]   Impact of floating gate dry etching on erase characteristics in NOR flash memory [J].
Lee, WH ;
Lee, DK ;
Na, YH ;
Kim, KS ;
Ahn, KO ;
Suh, KD ;
Roh, Y .
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (08) :476-478
[27]   Analog Tuning of Floating-Gate Cells with Sub-Elementary Charge Accuracy for In-Memory Computing Applications [J].
Tkachev, Yuri ;
Lemke, Steven ;
Schneider, Louisa ;
Festes, Gilles ;
Ghazavi, Parviz .
2023 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW, 2023, :37-40
[28]   Technique to improve performance of Al2O3 interpoly dielectric using a La2O3 interface scavenging layer for floating gate memory structures [J].
Jayanti, Srikant ;
Yang, Xiangyu ;
Lichtenwalner, Daniel J. ;
Misra, Veena .
APPLIED PHYSICS LETTERS, 2010, 96 (09)
[29]   Reduced Multilayer Graphene Oxide Floating Gate Flash Memory With Large Memory Window and Robust Retention Characteristics [J].
Mishra, Abhishek ;
Janardanan, Amritha ;
Khare, Manali ;
Kalita, Hemen ;
Kottantharayil, Anil .
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (09) :1136-1138
[30]   Methodology for improvement of data retention in floating gate flash memory using leakage current estimation [J].
Moon, Pyung ;
Lim, Jun Yeong ;
Youn, Tae-Un ;
Noh, Keum-Whan ;
Park, Sung-Kye ;
Yun, Ilgu .
MICROELECTRONICS RELIABILITY, 2013, 53 (9-11) :1338-1341