Reconfigurable modular arithmetic logic unit for high-performance Public-Key cryptosystems

被引:0
|
作者
Sakiyama, K. [1 ]
Mentens, N. [1 ]
Batina, L. [1 ]
Preneel, B. [1 ]
Verbauwhede, I. [1 ]
机构
[1] Katholieke Univ Leuven, ESAT, COSIC, B-3001 Heverlee, Belgium
来源
RECONFIGURABLE COMPUTING: ARCHITECTURES AND APPLICATIONS | 2006年 / 3985卷
关键词
Public-Key cryptography (PKC); RSA; Elliptic Curve Cryptography (ECC); FPGA implementation; reconfigurable architecture;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents a reconfigurable hardware architecture for Public-key cryptosystems. By changing the connections of coarse grain Carry-Save Adders (CSAs), the datapath provides a high performance for both RSA and Elliptic Curve Cryptography (ECC). In addition, we introduce another reconfigurability for the flip-flops in order to make the best of hardware resources. The results of FPGA implementation show that better performance is obtained for ECC on the same hardware platform.
引用
收藏
页码:347 / 357
页数:11
相关论文
共 50 条
  • [41] QTRU: Quaternionic Version of the NTRU Public-Key Cryptosystems
    Malekian, Ehsan
    Zakerolhosseini, Ali
    Mashatan, Atefeh
    ISECURE-ISC INTERNATIONAL JOURNAL OF INFORMATION SECURITY, 2011, 3 (01): : 29 - 42
  • [42] A reconfigurable public-key cryptography coprocessor
    Zeng, XY
    Chen, C
    Zhang, QL
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 172 - 175
  • [43] A Reduction Attack on Algebraic Surface Public-Key Cryptosystems
    Iwami, Maki
    COMPUTER MATHEMATICS, 2008, 5081 : 323 - 332
  • [44] Security of public-key cryptosystems based on Chebyshev polynomials
    Bergamo, P
    D'Arco, P
    De Santis, A
    Kocarev, L
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (07) : 1382 - 1393
  • [45] BREAKING A CLASS OF PUBLIC-KEY CRYPTOSYSTEMS WITH EUCLID ALGORITHM
    LI, DX
    ZHANG, ZZ
    CHINESE SCIENCE BULLETIN, 1991, 36 (10): : 873 - 876
  • [46] A Reconfigurable Coprocessor for Public-Key Cryptography
    Su, JianLong
    Wu, Yi
    Bai, Guoqiang
    Wu, Xingjun
    PROCEEDINGS OF 2018 12TH IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION (ASID), 2018, : 141 - 145
  • [47] Reconfigurable processor for public-key cryptography
    Smyth, N
    McLoone, M
    McCanny, JV
    2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 110 - 115
  • [48] Area-Conscious Reconfigurable Arithmetic Unit Architecture for High-Performance DSP
    Feng, Chunyang
    Yang, Liang
    Huang, Shitan
    PROCEEDINGS OF THE 2013 ASIA-PACIFIC COMPUTATIONAL INTELLIGENCE AND INFORMATION TECHNOLOGY CONFERENCE, 2013, : 84 - 92
  • [49] Low latency modular multiplication for public-key cryptosystems using a scalable array of parallel processing elements
    Kong, Yinan
    Lai, Yufeng
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 1039 - 1042
  • [50] A Modular Approach to Arithmetic and Logic Unit Design on a Reconfigurable Hardware Platform for Educational Purpose
    Oztekin, Halit
    Temurtas, Feyzullab
    Gulbag, Ali
    INTELLIGENT COMPUTING AND INFORMATION SCIENCE, PT II, 2011, 135 : 338 - +