共 8 条
- [1] Three-dimensional system-in-package using stacked silicon platform technology [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2005, 28 (03): : 377 - 386
- [2] High Rejection Low-Pass-Filter Design Using Integrated Passive Device Technology for Chip-Scale Module Package [J]. 2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 2025 - 2030
- [3] Liu K, 2008, ELEC COMP C, P718
- [4] Liu K, 2006, ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, P327
- [5] Tsai Ming-Fan, 2010, 5 INT MICR PACK ASS, P1
- [6] Wu Z., 2011, IEEE MTT S INT MICRO, P1
- [7] Fabrication of application specific integrated passive devices using wafer level packaging technologies [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (03): : 359 - 368
- [8] Zoschke K, 2006, ELEC COMP C, P806