Power and performance exploration of embedded systems executing multimedia kernels

被引:10
作者
Dasygenis, M [1 ]
Kroupis, N
Tatas, K
Argyriou, A
Soudris, D
Thanailakis, A
机构
[1] Democritus Univ Thrace, Dept Elect & Comp Engn, VLSI Design & Testing Ctr, GR-67100 Xanthi, Greece
[2] Georgia Inst Technol 325716, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES | 2002年 / 149卷 / 04期
关键词
D O I
10.1049/ip-cdt:20020468
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The memory subsystem in modem embedded programmable architectures executing multimedia applications consumes a significant amount of energy. The designer has to take this fact into consideration, together with the system performance, in order to design devices portable or otherwise. An exploration approach for optimising the power and performance of the data-memory hierarchy as well as the instruction memory in the early System-design Phase, is introduced. A power- and performance-efficient data-memory hierarchy is obtained by applying, data-reuse trans formations in a high-level description of the application. whereas the instruction-memory power optimisation, of the selected optimal data hierarchies of the previous step, is achieved by using a suitably selected cache memory. Furthermore, two cache energy models, namely the high-level power model and the architecture-dependent power model, are introduced. The experimental results, obtained with four well known motion-estimation kernels, provide an insight on the trade-offs among algorithm performance and energy Consumption, comparing memory hierarchies with and without an instruction cache for the ARM programmable core, Comparisons results are also provided for choosing an Optimal cache memory size.
引用
收藏
页码:164 / 172
页数:9
相关论文
共 25 条
[1]  
*ADV RIS MECH LTD, 1994, ARM7 DAT SHEET
[2]  
ARGYRIOU A, 2000, IEEE INT C DES CIRC, P651
[3]  
Bellas Nikolaos, 1998, INT S LOW POW EL DES, P70
[4]   Increasing energy efficiency of embedded systems by application-specific memory hierarchy generation [J].
Benini, L ;
Macii, A ;
Macii, E ;
Poncino, M .
IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (02) :74-85
[5]  
BHASKARAN V, 1998, IMAGE VIDEO COMPRESS
[6]   MPEG-4 video and image coding on digital signal processors [J].
Budagavi, M ;
Webb, J ;
Zhou, MH ;
Liang, J ;
Talluri, R .
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 23 (01) :51-66
[7]   System-level data-flow transformation exploration and power-area trade-offs demonstrated on video codecs [J].
Catthoor, F ;
Janssen, M ;
Nachtergaele, L ;
De Man, H .
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 18 (01) :39-50
[8]  
Catthoor Francky, 1998, CUSTOM MEMORY MANAGE
[9]  
DEREK C, 2000, DES AUT C LAS ANG CA, P416
[10]  
DSYGENIS M, 2001, IEEE COMP SOC WORKSH, P171