Implementation of a digital signal processor in a DBF self-beam-steering array antenna

被引：0

作者：

Tanaka, T ^{[1
]}

Miura, R ^{[1
]}

Karasawa, Y ^{[1
]}

机构：

[1] ATR, OPT & RADIO COMMUN RES LABS, RADIO COMMUN DEPT, KYOTO 61902, JAPAN

来源：

IEICE TRANSACTIONS ON COMMUNICATIONS | 1997年 / E80B卷 / 01期

关键词：

DBF antenna; self-beam-steering; self-phasing; maximal ratio combining; DSP; FPGA; ASIC;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We have proposed a digital beamforming (DBF) self-beam-steering array antenna which features maximal ratio combining enabling it to efficiently use the received power or to rapidly track the desired signal. The DBF self-beamsteering array antenna utilizes digital signal processing with an active array antenna configuration. ASIC implementation of the digital signal processor is inevitable for DBF antenna application in practical mobile communications environments. In this paper, we present a scheme for implementing a digital signal processor in ASICs using ten FPGAs (Field Programmable Gate Arrays) for the DBF self-beam-steering array antenna. Results of some experiments obtained in a large radio anechoic chamber are shown to confirm a basic function of the system.

引用

页码：166 / 175

页数：10

共 25 条

[21] Efficient parallel implementation of Gaussian Mixture Model background subtraction algorithm on an embedded multi-core Digital Signal Processor*
Bariko, Smail
Arsalane, Assia
Klilou, Abdessamad
Abounada, Abdelouahed
COMPUTERS & ELECTRICAL ENGINEERING, 2023, 110
[22] A DOWN SAMPLING TECHNIQUE FOR OPEN-LOOP FIBER OPTIC GYROSCOPES AND ITS IMPLEMENTATION WITH A SINGLE-CHIP DIGITAL SIGNAL PROCESSOR
OHO, S
HOSHINO, M
SONOBE, H
KAJIOKA, H
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1995, E78A (08) : 971 - 977
[23] Baseline Features Extraction from Microelectrode Array Recordings in an in vitro model of Acute Seizures using Digital Signal Processing for Electronic Implementation
Galeote-Checa, Gabriel
Panuccio, Gabriella
Linares-Barranco, Bernabe
Serrano-Gotarredona, Teresa
2021 IEEE INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS (IEEE COINS 2021), 2021, : 162 - 167
[24] ECG Signal Denoising with Field-Programmable Gate Array Implementation of Fast Digital Finite Impulse Response and Infinite Impulse Response Filters
Mohanraj, R.
Vimala, R.
JOURNAL OF MEDICAL IMAGING AND HEALTH INFORMATICS, 2020, 10 (01) : 81 - 85
[25] A 16-nm 784-Core Digital Signal Processor Array, Assembled as a 2 × 2 Dielet with 10-μm Pitch Interdielet I/O for Runtime Multiprogram Reconfiguration
Nagi S.S.
Rathore U.
Sahoo K.
Ling T.
Iyer S.S.
Markovic D.
IEEE Journal of Solid-State Circuits, 2023, 58 (01) : 111 - 123

← 1 2 3 →