A MASH 1-1-1 ΔΣ time-to-digital converter based on two-stage time quantization

被引：0

作者：

Wang, Zixuan ^{[1
]}

Wu, Jianhui ^{[1
]}

Chen, Qing ^{[1
]}

Ji, Xincun ^{[1
]}

机构：

[1] Southeast Univ, Natl ASIC Syst Engn Res Ctr, Nanjing 210096, Jiangsu, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2013年 / 10卷 / 24期

关键词：

time-to-digital converter; MASH sigma-delta modulator; noise shaping; high resolution;

D O I：

10.1587/elex.10.20130729

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A MASH 1-1-1 Delta Sigma time-to-digital converter (TDC), based on two-stage time quantization, was designed with a 0.13 mu m CMOS process and a 1.2V supply. A classical delay line and a Vernier delay line were used for coarse and fine quantization, respectively. Third-order noise-shaping was achieved using the proposed MASH 1-1-1 Delta Sigma modulator. Simulation results showed that a resolution of up to 5.5 ps and a measurement range of 38.4 ns could be achieved. The proposed TDC consumes 4.9mW and occupies 0.28 mm(2).

引用

页数：7

共 50 条

[31] A hybrid time-to-digital converter based on sliding scale technique suitable for random time-of-flight measurement
Wu, Jin
Zhao, Yang
Tian, Jiangjiang
Jiang, Qi
Sun, Weifeng
Zheng, Lixia
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (02) : 277 - 285
[32] A Reconfigurable Time-to-Digital Converter Based on Time Stretcher and Chain-Delay-Line for Electrical Bioimpedance Spectroscopy
Kweon, Soon-Jae
Park, Jeong-Ho
Shin, Seongheon
Yoo, Sang-Sun
Yoo, Hyung-Joun
2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 1037 - 1040
[33] A 0.65-1.35 GHz synthesizable all-digital phase locked loop with quantization noise suppressing time-to-digital converter
Balcioglu, Yalcin
Dundar, Gunhan
TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2017, 25 (03) : 2410 - 2423
[34] An Area-Efficient CMOS Time-to-Digital Converter Based on a Pulse-Shrinking Scheme
Chen, Chun-Chi
Lin, Shih-Hao
Hwang, Chorng-Sii
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (03) : 163 - 167
[35] A 0.6-V Supply Two-Step Time-to-Digital Converter Using Dynamic Threshold Technology
Zhang, Cong
Wang, Zixuan
Xia, Xiaojuan
Geng, Xin
Guo, Yufeng
Tian, Zichen
Liu, Mei
2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 1638 - 1641
[36] A High-Linearity, 17 ps Precision Time-to-Digital Converter Based on a Single-Stage Vernier Delay Loop Fine Interpolation
Markovic, Bojan
Tisa, Simone
Villa, Federica A.
Tosi, Alberto
Zappa, Franco
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (03) : 557 - 569
[37] A 74.9 dB SNDR 1 MHz Bandwidth 0.9 mW Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC
Firdauzi, Anugerah
Xu, Zule
Miyahara, Masaya
Matsuzawa, Akira
2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 57 - 60
[38] A PVT-insensitive all digital CMOS time-to-digital converter based on looped delay-line with extension scheme
Hua, Siliang
Wang, Donghui
Wang, Leiou
Liu, Yan
Li, Jiarui
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[39] A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations
Teh, Jian Sen
Siek, Liter
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 105 (01) : 57 - 71
[40] A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations
Jian Sen Teh
Liter Siek
Analog Integrated Circuits and Signal Processing, 2020, 105 : 57 - 71

← 1 2 3 4 5 →