Design and Measurement of a Compact On-interposer Passive Equalizer for Chip-to-chip High-speed Differential Signaling

被引：0

作者：

Kim, Heegon ^{[1
]}

Cho, Jonghyun ^{[1
]}

Jung, Daniel H. ^{[1
]}

Kim, Jonghoon J. ^{[1
]}

Choi, Sumin ^{[1
]}

Kim, Joungho ^{[1
]}

Lee, Junho ^{[2
]}

Park, Kunwoo ^{[2
]}

机构：

[1] Korea Adv Inst Sci & Technol, TERA Lab, Taejon 305701, South Korea

[2] Hynix Semicond Inc, Adv Design Team, Ichon, South Korea

来源：

2013 9TH INTERNATIONAL WORKSHOP ON ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS (EMC COMPO 2013) | 2013年

关键词：

Inter-symbol Interference (ISI); On-interposer passive equalizer; Silicon-interposer; Differential data transmission;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a compact on-interposer passive equalizer for chip-to-chip high-speed differential signaling was proposed and experimentally verified. By using the parasitic resistance and inductance of the coil-shaped on-interposer metal line, the proposed on-interposer passive equalizer achieves not only the wide-band equalization but also the compact size. Moreover, the symmetric structure of the proposed equalizer maintains the balance between the differential signals. The remarkable performance of the proposed on-interposer passive equalizer for differential signaling was successfully verified by a frequency- and time-domain measurement of up to 10 Gbps.

引用

页码：5 / 9

页数：5

共 50 条

[1] A Compact On-interposer Passive Equalizer for Chip-to-chip High-speed Data Transmission
Kim, Heegon
Cho, Jonghyun
Kim, Joohee
Kim, Kiyeong
Choi, Sumin
Kim, Joungho
Pak, Jun So
2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 95 - 98
[2] A Wideband On-Interposer Passive Equalizer Design for Chip-to-Chip 30-Gb/s Serial Data Transmission
Kim, Heegon
Cho, Jonghyun
Kim, Joohee
Choi, Sumin
Kim, Kiyeong
Lee, Junho
Park, Kunwoo
Pak, Jun So
Kim, Joungho
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (01): : 28 - 39
[3] Active interposer technology for high-speed and low-cost chip-to-chip optical interconnects
Mikawa, T
Ibaragi, O
Bonkohara, M
ACTIVE AND PASSIVE OPTICAL COMPONENTS FOR WDM COMMUNICATIONS II, 2002, 4870 : 430 - 436
[4] High-speed flex chip-to-chip interconnect
Braunisch, Henning
Jaussi, James E.
Mix, Jason A.
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2006, : 273 - +
[5] HIGH-SPEED CHIP-TO-CHIP OPTICAL INTERCONNECT
JELLEY, KW
VALLIATH, GT
STAFFORD, JW
IEEE PHOTONICS TECHNOLOGY LETTERS, 1992, 4 (10) : 1157 - 1159
[6] High-speed on-chip and chip-to-chip optical interconnection
Tsuda, H
Nakahara, T
FUNDAMENTAL PROBLEMS OF OPTOELECTRONICS AND MICROELECTRONICS, 2003, 5129 : 18 - 23
[7] Linear MIMO Equalization for High-Speed Chip-to-Chip Communication
Jacobs, Lennert
Guenach, Mamoun
Moeneclaey, Marc
2015 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2015, : 4978 - 4983
[8] High-speed flex-circuit chip-to-chip interconnects
Braunisch, Henning
Jaussi, James E.
Mix, Jason A.
Trobough, Mark B.
Horine, Bryce D.
Prokofiev, Victor
Lu, Daoqiang
Baskaran, Rajashree
Meier, Pascal C. H.
Han, Dong-Ho
Mallory, Kent E.
Leddige, Michael W.
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2008, 31 (01): : 82 - 90
[9] High-speed and high-density chip-to-chip interconnections: Trends and techniques
Schmatz, ML
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2000, : 23 - 24
[10] High-speed and high-density chip-to-chip interconnections: Trends and techniques
IBM Zurich Research Lab, Ruschlikon, Switzerland
IEEE Topical Meeting on Electrical Performance of Electronic Packaging, 2000, : 23 - 24

← 1 2 3 4 5 →