Design of the floating-point adder supporting the format conversion and the rounding operations with simultaneous rounding scheme

被引：0

作者：

Park, WC ^{[1
]}

Jeong, CH ^{[1
]}

Han, TD ^{[1
]}

机构：

[1] Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea

来源：

IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | 2002年 / E85D卷 / 08期

关键词：

computer arithmetic; floating-point unit; floating-point adder;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

The format conversion operations between a floating-point number and an integer number and a round operation are the important standard floating-point operations. In most cases, these operations are implemented by adding additional hardware to the floating-point adder. The SR (simultaneous rounding) method, one of the techniques used to improve the performance of the floating-point adder, can perform addition and rounding operations at the same stage and is an efficient method with respect to the silicon area and its performance. In this paper, a hardware model to execute CRops (conversion and rounding operations) for the SR floating-point adder is presented and CRops are analyzed on the proposed hardware model. Implementation details are also discussed. The proposed scheme can maintain the advantages of the SR method and can perform each CRop with three pipeline stages.

引用

页码：1341 / 1345

页数：5

共 10 条

[1]

GOLDBERG D, 1996, COMPUTER ARCHITECTUR

[2]

IEEE Computer Society, 1985, 7541985 IEEE

[3] In-order issue out-of-order execution floating-point coprocessor for CalmRISC32 [J].

Jeong, CH ;

Park, WC ;

Han, TD ;

Kim, SW ;

Lee, MK .

ARITH-15 2001: 15TH SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2001, :195-200

[4]

Oklobdzija V. G., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P124, DOI 10.1109/92.273153

[5]

Park WC, 1996, IEICE T INF SYST, VE79D, P297

[6] Efficient simultaneous rounding method removing Sticky-bit from critical path for floating point addition [J].

Park, WC ;

Han, TD ;

Kim, SD .

PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, :223-226

[7]

Quach N., 1991, CSLTR91501 STANF U

[8]

Seidel PM, 1998, INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, P142

[9]

SMITH AB, 1999, P IEEE 14 S COMP AR, P35

[10] A REDUCED-AREA SCHEME FOR CARRY-SELECT ADDERS [J].

TYAGI, A .

IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (10) :1163-1170

← 1 →