Binarized Encoder-Decoder Network and Binarized Deconvolution Engine for Semantic Segmentation

被引:7
作者
Kim, Hyunwoo [1 ]
Kim, Jeonghoon [2 ]
Choi, Jungwook [3 ]
Lee, Jungkeol [1 ]
Song, Yong Ho [3 ,4 ]
机构
[1] Hanyang Univ, Dept Elect & Comp Engn, Seoul 04763, South Korea
[2] Korea Univ, Sch Elect Engn, Seoul 02841, South Korea
[3] Hanyang Univ, Dept Elect Engn, Seoul 04763, South Korea
[4] Samsung Elect Co Ltd, Hwaseong 18448, South Korea
关键词
Deconvolution; Image segmentation; Hardware; Semantics; Memory management; Acceleration; Training; Binarized neural network; binarized deconvolution; binarized segmentation network; zero-aware deconvolution; zero-skip deconvolution; neural network accelerator; NEURAL-NETWORK; OBJECT CLASSES; ARCHITECTURE; ACCELERATOR;
D O I
10.1109/ACCESS.2020.3048375
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, semantic segmentation based on deep neural network (DNN) has attracted attention as it exhibits high accuracy, and many studies have been conducted on this. However, DNN-based segmentation studies focused mainly on improving accuracy, thus greatly increasing the computational demand and memory footprint of the segmentation network. For this reason, the segmentation network requires a lot of hardware resources and power consumption, and it is difficult to be applied to an environment where they are limited, such as an embedded system. In this paper, we propose a binarized encoder-decoder network (BEDN) and a binarized deconvolution engine (BiDE) accelerating the network to realize low-power, real-time semantic segmentation. BiDE implements a binarized segmentation network with custom hardware, greatly reducing the hardware resource usage and greatly increasing the throughput of network implementation. The deconvolution used for upsampling in a segmentation network includes zero padding. In order to enable deconvolution in a binarized segmentation network that cannot express zero, we introduce zero-aware binarized deconvolution which skips padded zero activations and zero-aware batch normalization embedded binary activation considering zero-skipped convolution. The BEDN, which is a binarized segmentation network proposed to be accelerated on BiDE, has acceptable accuracy while greatly reducing the computational and memory demands of the segmentation network through full-binarization and simple structure. BEDN has a network size of 0.21 MB, and its maximum memory usage is 1.38 MB. BiDE was implemented on Xilinx ZU7EV field-programmable gate array (FPGA) to operate at 187.5 MHz. BiDE accelerated the proposed BEDN within CamVid11 images of 480 x 360 size at 25.89 frames per second (FPS) achieving a performance of 1.682 Tera operations per second (TOPS) and 824 Giga operations per second per watt (GOPS/W).
引用
收藏
页码:8006 / 8027
页数:22
相关论文
共 47 条
[1]  
Al Bahou A, 2018, PROC IEEE COOL CHIPS
[2]  
Alwani M, 2016, INT SYMP MICROARCH
[3]   BRein Memory: A Single-Chip Binary/Ternary Reconfigurable in-Memory Deep Neural Network Accelerator Achieving 1.4 TOPS at 0.6 W [J].
Ando, Kota ;
Ueyoshi, Kodai ;
Orimo, Kentaro ;
Yonekawa, Haruyoshi ;
Sato, Shimpei ;
Nakahara, Hiroki ;
Takamaeda-Yamazaki, Shinya ;
Ikebe, Masayuki ;
Asai, Tetsuya ;
Kuroda, Tadahiro ;
Motomura, Masato .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (04) :983-994
[4]  
[Anonymous], 2016, ARXIV161200212
[5]   SegNet: A Deep Convolutional Encoder-Decoder Architecture for Image Segmentation [J].
Badrinarayanan, Vijay ;
Kendall, Alex ;
Cipolla, Roberto .
IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 2017, 39 (12) :2481-2495
[6]  
Bengio Y., 2016, P ADV NEUR INF PROC
[7]   Semantic object classes in video: A high-definition ground truth database [J].
Brostow, Gabriel J. ;
Fauqueur, Julien ;
Cipolla, Roberto .
PATTERN RECOGNITION LETTERS, 2009, 30 (02) :88-97
[8]  
Brostow Gabriel J., 2008, LECT NOTES COMPUT SC, P44, DOI DOI 10.1007/978-3-540-88682-2_5
[9]   CaMap: Camera-based Map Manipulation on Mobile Devices [J].
Chen, Liang ;
Chen, Dongyi .
PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND APPLICATION ENGINEERING (CSAE2018), 2018,
[10]  
Chen YH, 2016, ISSCC DIG TECH PAP I, V59, P262, DOI 10.1109/ISSCC.2016.7418007