Liveness of Parameterized Timed Networks

被引:12
作者
Aminof, Benjamin [1 ]
Rubin, Sasha [2 ]
Zuleger, Florian [1 ]
Spegni, Francesco [3 ]
机构
[1] TU Vienna, Vienna, Austria
[2] Univ Naples Federico II, Naples, Italy
[3] Univ Politecn Marche, Ancona, Italy
来源
AUTOMATA, LANGUAGES, AND PROGRAMMING, PT II | 2015年 / 9135卷
关键词
VERIFICATION; SYSTEMS;
D O I
10.1007/978-3-662-47666-6_30
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We consider the model checking problem of infinite state systems given in the form of parameterized discrete timed networks with multiple clocks. We show that this problem is decidable with respect to specifications given by B- or S-automata. Such specifications are very expressive (they strictly subsume omega-regular specifications), and easily express complex liveness and safety properties. Our results are obtained by modeling the passage of time using symmetric broadcast, and by solving the model checking problem of parameterized systems of untimed processes communicating using k-wise rendezvous and symmetric broadcast. Our decidability proof makes use of automata theory, rational linear programming, and geometric reasoning for solving certain reachability questions in vector addition systems; we believe these proof techniques will be useful in solving related problems.
引用
收藏
页码:375 / 387
页数:13
相关论文
共 15 条
[1]   Multi-clock timed networks [J].
Abdulla, PA ;
Deneux, J ;
Mahata, P .
19TH ANNUAL IEEE SYMPOSIUM ON LOGIC IN COMPUTER SCIENCE, PROCEEDINGS, 2004, :345-354
[2]   Model checking of systems with many identical timed processes [J].
Abdulla, PA ;
Jonsson, B .
THEORETICAL COMPUTER SCIENCE, 2003, 290 (01) :241-264
[3]  
Alur R., 1999, Computer Aided Verification. 11th International Conference, CAV'99. Proceedings (Lecture Notes in Computer Science Vol.1633), P8
[4]  
Aminof Benjamin, 2014, CONCUR 2014 - Concurrency Theory. 25th International Conference, CONCUR 2014. Proceedings: LNCS 8704, P109, DOI 10.1007/978-3-662-44584-6_9
[5]  
Aminof B, 2014, LECT NOTES COMPUT SC, V8318, P262, DOI 10.1007/978-3-642-54013-4_15
[6]  
Bojanczyk M., 2010, STACS, P11
[7]   Timed verification of the generic architecture of a memory circuit using parametric timed automata [J].
Chevallier, Remy ;
Encrenaz-Tiphene, Emmanuelle ;
Fribourg, Laurent ;
Xu, Weiwen .
FORMAL METHODS IN SYSTEM DESIGN, 2009, 34 (01) :59-81
[8]  
Delzanno G, 2010, LECT NOTES COMPUT SC, V6269, P313, DOI 10.1007/978-3-642-15375-4_22
[9]  
Esparza J., 1999, Proceedings. 14th Symposium on Logic in Computer Science (Cat. No. PR00158), P352, DOI 10.1109/LICS.1999.782630
[10]   REASONING ABOUT SYSTEMS WITH MANY PROCESSES [J].
GERMAN, SM ;
SISTLA, AP .
JOURNAL OF THE ACM, 1992, 39 (03) :675-735