A majority-logic nanodevice using a balanced pair of single-electron boxes

被引:28
|
作者
Oya, T [1 ]
Asai, T
Fukui, T
Amemiya, Y
机构
[1] Hokkaido Univ, Dept Elect Engn, Sapporo, Hokkaido 0608628, Japan
[2] Hokkaido Univ, Res Ctr Integrated Quantum Elect, Sapporo, Hokkaido 0608628, Japan
关键词
majority logic; nanodevice; single electron; circuit; adder; vapor phase epitaxy;
D O I
10.1166/jnn.2002.108
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
This paper describes a majority-logic gate device that will be useful in developing single-electron integrated circuits. The gate device consists of two identical single-electron boxes combined to form a balanced pair. It accepts three inputs and produces a majority-logic output by using imbalances caused by the input signals; it produces a 1 output if two or three inputs are 1, and a 0 output if two or three inputs are 0. We combine these gate devices into two subsystems, a shift register and an adder, and demonstrate their operation by computer simulation. We also propose a method of fabricating the unit element of the gate device, a minute dot with four coupling arms. We demonstrate by experiments that it is possible to arrange these unit elements on a GaAs substrate, in a selforganizing manner, by means of a process technology that is based on selective-area metalorganic vapor-phase epitaxy.
引用
收藏
页码:333 / 342
页数:10
相关论文
共 17 条
  • [1] A majority-logic device using an irreversible single-electron box
    Oya, T
    Asai, T
    Fukui, T
    Amemiya, Y
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2003, 2 (01) : 15 - 22
  • [2] Single-electron majority logic circuits
    Iwamura, H
    Akazawa, M
    Amemiya, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (01) : 42 - 48
  • [3] Reliability of single-electron logic gates
    Sulieman, Mawahib Hussein
    PROCEEDINGS OF THE 6TH WSEAS INTERNATIONAL CONFERENCE ON MICROELECTRONICS, NANOELECTRONICS AND OPTOELECTRONICS, 2007, : 50 - +
  • [5] Single-electron logic systems based on the binary decision diagram
    Asahi, N
    Akazawa, M
    Amemiya, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (01) : 49 - 56
  • [6] Multiple-valued logic devices using single-electron circuits
    Yamada, T
    Amemiya, Y
    SUPERLATTICES AND MICROSTRUCTURES, 2000, 27 (5-6) : 607 - 611
  • [7] Analog computation using single-electron circuits
    Tokuda E.
    Asahi N.
    Yamada T.
    Amemiya Y.
    Analog Integrated Circuits and Signal Processing, 2000, 24 (1) : 41 - 49
  • [8] Analog computation using single-electron circuits
    Tokuda, E
    Asahi, N
    Yamada, T
    Amemiya, Y
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2000, 24 (01) : 41 - 49
  • [9] CHARACTERIZATION OF BINARY DECISION DIAGRAM BASED SINGLE-ELECTRON BASIC LOGIC CIRCUIT USING SIMON
    Hashim, Abdul Manaf
    Lee, Ong Kwang
    JURNAL TEKNOLOGI, 2008, 49
  • [10] Binary adders of multigate single-electron transistors: Specific design using pass-transistor logic
    Ono, Y
    Inokawa, H
    Takahashi, Y
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2002, 1 (02) : 93 - 99