Implementation of energy-efficient approximate multiplier with guaranteed worst case relative error

被引:5
|
作者
Loukrakpam, Merin [1 ,2 ]
Choudhury, Madhuchhanda [1 ]
机构
[1] NIT Silchar, Dept Elect & Commun Engn, Silchar, Assam, India
[2] Manipur Tech Univ, Dept Elect & Commun Engn, Imphal, Manipur, India
来源
MICROELECTRONICS JOURNAL | 2019年 / 88卷
关键词
Approximate computing; Energy efficiency; Error resilience; Multiplier; Piecewise linear approximation; DESIGN;
D O I
10.1016/j.mejo.2019.04.006
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Existing design methods for approximate multipliers typically rely on exhaustive simulation to determine the approximation error. However, this approach is not tractable for complex designs. In this paper, a two-dimensional piecewise linear approximation method for multiplication that formally guarantees the maximum error is proposed. Based on this method, a design procedure to implement energy-efficient approximate multipliers is also proposed. Three 32-bit unsigned approximate multipliers with guaranteed maximum errors of 12.5%, 3.13% and 0.78% were realized using the design procedure. The efficiencies of the proposed designs were evaluated by comparing their parameters with that of the exact and state-of-the-art approximate multipliers. The proposed designs deliver up to 91.8% (62.1%) energy saving when compared with that of exact (approximate) multipliers. The effectiveness of the approximate multipliers was also assessed in an image smoothening application.
引用
收藏
页码:1 / 8
页数:8
相关论文
共 50 条
  • [1] Implementation of Energy-Efficient Approximate Computing via Recursive Multiplier in Error-Tolerant Applications
    Karthikkumar, M.
    Kalaivani, R.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2025,
  • [2] High-Performance and Energy-Efficient Approximate Multiplier for Error-Tolerant Applications
    Kim, Sunghyun
    Kim, Youngmin
    PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 278 - 279
  • [3] Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error
    Mrazek, Vojtech
    Vasicek, Zdenek
    Sekanina, Lukas
    Jiang, Honglan
    Han, Jie
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (11) : 2572 - 2576
  • [4] Energy-Efficient Approximate Multiplier Design With Lesser Error Rate Using the Probability-Based Approximate 4:2 Compressor
    Krishna, L. Hemanth
    Sk, Ayesha
    Rao, J. Bhaskara
    Veeramachaneni, Sreehari
    Sk, Noor Mahammad
    IEEE EMBEDDED SYSTEMS LETTERS, 2024, 16 (02) : 134 - 137
  • [5] VLSI Implementation of High Speed Energy-Efficient Truncated Multiplier
    Vijeyakumar, K. N.
    Elango, S.
    Kalaiselvi, S.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (05)
  • [6] Energy Efficient Compact Approximate Multiplier for Error-Resilient Applications
    Sadeghi, Ayoub
    Rasheedi, Rami
    Partin-Vaisband, Inna
    Pal, Debjit
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (12) : 4989 - 4993
  • [7] Energy-Efficient Ternary Multiplier
    Agrawal, Rishi
    Abhijith, Narayanabhatla Savyasachi
    Kumar, Uppugunduru Anil
    Veeramachaneni, Sreehari
    Ahmed, Syed Ershad
    2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 382 - 387
  • [8] Designing of Energy-Efficient Approximate Multiplier Circuit for Processing Unit of IoT Devices
    Choudhary P.
    Bhargava L.
    Suhag A.K.
    SN Computer Science, 4 (5)
  • [9] Comparison and design of energy-efficient approximate multiplier schemes for image processing by CNTFET
    Tavakkoli, Elmira
    Shokri, Shayan
    Aminian, Mahdi
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2024, 111 (05) : 813 - 834
  • [10] ACM: An Energy-Efficient Accuracy Configurable Multiplier for Error-Resilient Applications
    Garg, Bharat
    Sharma, G. K.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2017, 33 (04): : 479 - 489