共 25 条
- [2] ANALUI B, 2005, IEEE J SOLID-ST CIRC, V53, P1263
- [3] [Anonymous], INT TECHN ROADM SEM
- [5] Design, modeling, and hardware correlation of a 3.2 Gb/s/pair memory channel [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (01): : 34 - 44
- [6] Bode H. W., 1945, Network Analysis and Feedback Amplifier Design, V1st
- [7] High-speed flex-circuit chip-to-chip interconnects [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2008, 31 (01): : 82 - 90
- [9] BUCKWALTER J, 2004, IEEE INT MICR S JUN, P1627
- [10] Buckwalter JF, 2008, IEEE MTT S INT MICR, P1572