共 50 条
- [31] Improvement of high resistivity substrate for future mixed analog-digital applications 2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 158 - 159
- [32] Reduction technique for power supply noise of Analog-Digital Mixed Circuit Boards -Adjustment of Attached Resistor Method- 2014 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, TOKYO (EMC'14/TOKYO), 2014, : 342 - 345
- [33] Low frequency noise considerations for CMOS analog circuit design NOISE AND FLUCTUATIONS, 2005, 780 : 703 - 708
- [34] A convolutional neural network VLSI for image recognition using merged/mixed analog-digital architecture KNOWLEDGE-BASED INTELLIGENT INFORMATION AND ENGINEERING SYSTEMS, PT 2, PROCEEDINGS, 2003, 2774 : 169 - 176
- [36] A study of crosstalk through bonding and package parasitics in CMOS mixed analog-digital circuits INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 138 - 147
- [37] A low noise CMOS digital output interface circuit MODERN TECHNOLOGIES IN MATERIALS, MECHANICS AND INTELLIGENT SYSTEMS, 2014, 1049 : 653 - +
- [38] A general purpose design-for-test methodology at the analog-digital boundary of mixed-signal VLSI JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (1-2): : 109 - 115
- [39] An analog-digital CMOS semicustom array for high-performance mixed-mode ASICs APEIE-98: 1998 4TH INTERNATIONAL CONFERENCE ON ACTUAL PROBLEMS OF ELECTRONIC INSTRUMENT ENGINEERING PROCEEDINGS, VOL 1, 1998, : 135 - 142
- [40] General purpose design-for-test methodology at the analog-digital boundary of mixed-signal VLSI Journal of Electronic Testing: Theory and Applications (JETTA), 1996, 9 (1-2): : 109 - 115