Thermal management of power electronics modules packaged by a stacked-plate technique

被引:15
作者
Haque, S [1 ]
Stinnett, WA [1 ]
Nelson, DJ [1 ]
Lu, GQ [1 ]
机构
[1] Virginia Polytech Inst & State Univ, Power Elect Packaging Lab, Blacksburg, VA 24061 USA
关键词
power electronics packaging; power electronics building block; thermal management and modeling;
D O I
10.1016/S0026-2714(99)00055-4
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The research presented in this paper is part of a multidisciplinary research program of the Center for Power Electronics Systems at Virginia Tech. The program supported by the Office of Naval Research focuses on the development of innovative technologies for packaging power electronics building blocks. The primary objective of this research is to improve package performance and reliability through thermal management, i.e., reducing device temperatures for a given power level. The task of thermal management involves considering trade-offs in the electrical design, package layout and geometry, materials selection and processing, manufacturing feasibility, and production cost. Based on the electrical design of a simple building block, samples of packaged modules, rated at 600 V and 3.3 kW. were fabricated using a stacked-plate technique, termed metal posts interconnected parallel plate structure (MPIPPS). The MPIPPS technique allows the power devices to be interconnected between two direct-bond copper substrates via the use of metal posts. Thermal modeling results on the MPIPPS packaged modules indicate that the new packaging technique offers a superior thermal management means for packaging power electronics modules. (C) 1999 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:1343 / 1349
页数:7
相关论文
共 8 条
[1]  
BESSHO Y, 1993, P 1993 JAP IEMT S KA, P362
[2]  
Ellison G. N., 1990, Electrosoft, V1, P85
[3]  
ELLISON GN, 1989, THERMAL COMPUTATIONS
[4]  
FISHER R, 1995, P APEC 95, P12
[5]   Thermal management of high-power electronics modules packaged with interconnected parallel plates [J].
Haque, S ;
Xing, K ;
Suchicital, C ;
Nelson, DJ ;
Lu, GQ ;
Borojevic, D ;
Lee, FC .
FOURTEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, 1998, :111-119
[6]  
HUSSEIN MM, 1991, P 4 EL MAT PROC C MO, P389
[7]  
MATSUDA H, 1977, P IEEE ISPSD 97 WEIM, P17
[8]  
XING K, 1997, P 15 ANN VPEC SEM BL, P107