Compact binary logic circuits design using negative differential resistance devices

被引：12

作者：

Berezowski, K. S. ^{[1
]}

机构：

[1] Wroclaw Univ Technol, Inst Comp Engn Control & Robot, PL-50372 Wroclaw, Poland

来源：

ELECTRONICS LETTERS | 2006年 / 42卷 / 16期

关键词：

D O I：

10.1049/el:20061288

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel logic design style for negative differential resistance (NDR) device based MOBILE circuits is introduced. Enjoying a reduced number of NDR devices, it eases circuit design, brings essential power savings, and should improve circuit manufacturability.

引用

页码：902 / 903

页数：2

共 5 条

[1]

Avedillo MJ, 2005, IEEE INT CONF ASAP, P254

[2] Multi-threshold threshold logic circuit design using resonant tunnelling devices [J].

Avedillo, MJ ;

Quintana, JM ;

Pettenghi, H ;

Kelly, PM ;

Thompson, CJ .

ELECTRONICS LETTERS, 2003, 39 (21) :1502-1504

[3] Logic synthesis and circuit modeling of a programmable logic gate based on controlled quenching of series-connected negative differential resistance devices [J].

Chen, KJ ;

Niu, GF .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (02) :312-318

[4] NEW RTD LARGE-SIGNAL DC MODEL SUITABLE FOR PSPICE [J].

YAN, ZX ;

DEEN, MJ .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (02) :167-172

[5] Emerging research logic devices [J].

Zhirnov, VV ;

Hutchby, JA ;

Bourianoff, GI ;

Brewer, JE .

IEEE CIRCUITS & DEVICES, 2005, 21 (03) :37-46

← 1 →