Analysis and design of power factor correction using half bridge boost topology

被引:0
|
作者
Srinivasan, R
Oruganti, R
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A single phase, high efficiency, and near-unity power factor half-bridge boost converter circuit, which has been proposed earlier by other researchers, is presented with detailed analysis. Though this converter is capable of operating under variable power factor, the focus of this paper is in achieving unity power factor operation only. The efficiency of this circuit is high because there is only one series semiconductor on-state voltage drop at any instant. The existence of an imbalance in the voltages of the two de link capacitors, which was noted before, is confirmed here. The cause of the imbalance is analysed using appropriate models, and a control method to eliminate it is discussed in detail. Analysis and design considerations for the power circuit using the fixed band hysteresis current control technique are provided. The analytical results are verified through simulation using switched and averaged circuit models of the scheme and also through experimental work. At 90V ac input and 300W, 300V output, the experimental prototype demonstrates an efficiency of 96% and a power factor of 0.998. This converter, with its relatively high de output voltage, is well suited for 110V utility supply system. A circuit modification for universal input voltage range operation is also suggested.
引用
收藏
页码:489 / 499
页数:11
相关论文
共 50 条
  • [1] A unity power factor converter using half-bridge boost topology
    Srinivasan, R
    Oruganti, R
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 1998, 13 (03) : 487 - 500
  • [2] Design of a power-factor-correction converter based on half-bridge topology
    Lee, JY
    Moon, GW
    Youn, MJ
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1999, 46 (04) : 710 - 723
  • [3] Design of a power-factor-correction converter based on half-bridge topology
    IEEE
    不详
    不详
    IEEE Trans Ind Electron, 4 (710-723):
  • [4] High power factor electronic ballast employing a boost half bridge topology
    Morais, AS
    Coelho, EAA
    Farias, VJ
    de Freitas, LC
    Oliveira, JC
    Vieira, JB
    IECON'03: THE 29TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1 - 3, PROCEEDINGS, 2003, : 520 - 524
  • [5] Design And Implementation Of An Isolated Power Factor Correction Using Full Bridge Topology
    Jadhav, Tejaswini
    Chole, A. M.
    Deshmukh, B. T.
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 1596 - 1600
  • [6] Analysis of the Half-Bridge Boost rectifier as integrated electronic ballast with power factor correction
    Aguilar, C
    Ruiz, A
    Canales, F
    Lee, F
    PESC 2001: 32ND ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-4, CONFERENCE PROCEEDINGS, 2001, : 707 - 712
  • [7] Design, Analysis, and Implementation of an Equalizer Circuit for the Elimination of Voltage Imbalance in a Half-Bridge Boost Converter with Power Factor Correction
    Bayona, Jhon
    Gelvez, Nancy
    Espitia, Helbert
    ELECTRONICS, 2020, 9 (12) : 1 - 23
  • [8] Boost Power Factor Correction Topology with Average Current Control
    Moldaschl, Jan
    Broulim, Jan
    Palocko, Lukas
    2014 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS (AE), 2014, : 213 - 216
  • [9] An Active PFC Boost Converter Topology for Power Factor Correction
    Mohanty, Pratap Ranjan
    Panda, Anup Kumar
    Das, Dhiman
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [10] Power Factor Correction by PFC Boost Topology Using Average Current Control Method
    Mahmud, Khizir
    Tao, Lei
    2013 IEEE GLOBAL HIGH TECH CONGRESS ON ELECTRONICS (GHTCE), 2013,