A compiler driven simulation technique for the analysis of digital logic circuit

被引:0
|
作者
Sadat, A [1 ]
Chowdhury, MU [1 ]
机构
[1] Bangladesh Open Univ, Sch Sci & Technol, Gazipur, Bangladesh
关键词
simulation; digital logic circuit; graphical analysis; compiler driven; feedback handling;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
An interface technique for design and analysis of digital circuits has been devised and described in this paper. Basically logic circuits are of two types: combinational circuits and sequential circuits. Logic simulation usually means finding the transient response to a set of time-varying inputs. Simulation follows functional or behavioral level design. Behavioural simulation describes logic function and timing; functional simulation describes the logic function of a system only and ignores the timing. A simulation program for giving the output of digital logic circuits is available, but the approach taken here describes an efficient way to analyze both combinational and sequential circuits. To do this an algorithm has been developed, coded in Turbo C and tested with test cases to analyze and provide output from that logic circuit.
引用
收藏
页码:153 / 156
页数:4
相关论文
共 50 条
  • [31] COUPLING A DIGITAL LOGIC SIMULATOR AND AN ANALOG CIRCUIT SIMULATOR
    CORMAN, T
    WIMBROW, MU
    VLSI SYSTEMS DESIGN, 1988, 9 (02): : 38 - &
  • [32] CircuitVerse: A Simulator for Teaching and Learning of Digital Logic Circuit
    Gang Liu
    Yumin Tian
    Zili Wu
    Lin Yu
    计算机教育, 2021, (12) : 98 - 105
  • [33] DIGITAL LOGIC-CIRCUIT APPLICATIONS OF GUNN DIODES
    HARTNAGEL, HL
    PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1967, 55 (07): : 1236 - +
  • [34] INTEGRATED-CIRCUIT MODULES FOR DIGITAL LOGIC TEACHING
    TAN, BTG
    AMERICAN JOURNAL OF PHYSICS, 1978, 46 (08) : 866 - 866
  • [35] Memristor in Digital Logic Circuit: Fabrication and Proof of Concept
    Khairir, N. S.
    Sharin, N. F.
    Dzulkifli, M.
    Halim, I. S. A.
    Hassan, S. L.
    Bakar, R. A.
    Abdullah, W. F. H.
    Herman, S. H.
    2014 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED), 2014,
  • [36] Noise-Based Simulation Technique for Circuit-Variability Analysis
    Nikolaou, Aristeidis
    Leise, Jakob
    Pruefer, Jakob
    Zschieschang, Ute
    Klauk, Hagen
    Darbandy, Ghader
    Iniguez, Benjamin
    Kloes, Alexander
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2021, 9 : 450 - 455
  • [37] DIGITAL LOGIC SIMULATION IN A TIME-BASED, TABLE-DRIVEN ENVIRONMENT .2. PARALLEL FAULT SIMULATION
    THOMPSON, EW
    SZYGENDA, SA
    COMPUTER, 1975, 8 (03) : 38 - 49
  • [38] An Incremental Aging Analysis Method Based on Delta Circuit Simulation Technique
    He, Si-Rong
    Nguyen Cao Qui
    Kuo, Yu-Hsuan
    Liu, Chien-Nan Jimmy
    2017 IEEE 26TH ASIAN TEST SYMPOSIUM (ATS), 2017, : 60 - 65
  • [39] Estimation of average multiple-valued logic circuit size using Monte Carlo simulation technique
    Teng, DHY
    Bolton, RJ
    35th International Symposium on Multiple-Valued Logic, Proceedings, 2005, : 276 - 281
  • [40] A PORTABLE PROCESS-ORIENTED COMPILER FOR EVENT-DRIVEN SIMULATION
    HARRINGTON, BE
    FISHWICK, PA
    SIMULATION, 1993, 60 (06) : 393 - 405