A compiler driven simulation technique for the analysis of digital logic circuit

被引:0
|
作者
Sadat, A [1 ]
Chowdhury, MU [1 ]
机构
[1] Bangladesh Open Univ, Sch Sci & Technol, Gazipur, Bangladesh
关键词
simulation; digital logic circuit; graphical analysis; compiler driven; feedback handling;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
An interface technique for design and analysis of digital circuits has been devised and described in this paper. Basically logic circuits are of two types: combinational circuits and sequential circuits. Logic simulation usually means finding the transient response to a set of time-varying inputs. Simulation follows functional or behavioral level design. Behavioural simulation describes logic function and timing; functional simulation describes the logic function of a system only and ignores the timing. A simulation program for giving the output of digital logic circuits is available, but the approach taken here describes an efficient way to analyze both combinational and sequential circuits. To do this an algorithm has been developed, coded in Turbo C and tested with test cases to analyze and provide output from that logic circuit.
引用
收藏
页码:153 / 156
页数:4
相关论文
共 50 条
  • [21] Modified Circuit Design Technique For Feedthrough Logic
    Sahoo, Sauvagya Ranjan
    Mahapatra, Kamala Kanta
    2012 NATIONAL CONFERENCE ON COMPUTING AND COMMUNICATION SYSTEMS (NCCCS), 2012, : 323 - 327
  • [22] A LOGIC DIAGNOSIS TECHNIQUE FOR MULTIPLE OUTPUT CIRCUIT
    SUGANUMA, N
    UEDA, N
    TOMITA, M
    HIRANO, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1992, E75A (10) : 1263 - 1271
  • [23] Low power technique in domino logic circuit
    Vaish, Neha
    Kumar, Sampath V.
    2015 4TH INTERNATIONAL CONFERENCE ON RELIABILITY, INFOCOM TECHNOLOGIES AND OPTIMIZATION (ICRITO) (TRENDS AND FUTURE DIRECTIONS), 2015,
  • [24] AN ACCELERATOR FOR TIME DRIVEN LOGIC SIMULATION
    THAKER, HM
    LOUCKS, WM
    DISTRIBUTED SIMULATION, 1989, 1989, 21 : 171 - 177
  • [25] SIA COMPILER FOR DIGITAL SIMULATION OF SYSTEMS OF EQUATIONS AND BLOCK DIAGRAMS
    SCHWALBE, K
    KERNENERGIE, 1971, 14 (06): : 205 - &
  • [26] Digital technique of circuit's analyses
    Ceuca, E.
    Olteanu, E.
    Joldes, R.
    2007 30TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY, 2007, : 571 - 574
  • [27] A COMPUTER ARCHITECTURE FOR DIGITAL LOGIC SIMULATION
    BARTO, R
    SZYGENDA, SA
    ELECTRONIC ENGINEERING, 1980, 52 (642): : 35 - &
  • [28] Digital logic simulation: Event-driven, cycle-based, and home-brewed
    Maxfield, CM
    EDN, 1996, 41 (14) : 129 - &
  • [29] DIGITAL SIMULATION OF GIBRALTAR GRINDING CIRCUIT
    ALLAN, M
    HAMEL, L
    MILLER, S
    MULAR, AL
    CIM BULLETIN, 1973, 66 (731): : 62 - 62
  • [30] DIGITAL SIMULATION OF A MILL CLASSIFIER CIRCUIT
    BRIESSHA.G
    WEIGELT, V
    CHEMICAL ENGINEER-LONDON, 1972, (258): : 55 - &