A compiler driven simulation technique for the analysis of digital logic circuit

被引:0
|
作者
Sadat, A [1 ]
Chowdhury, MU [1 ]
机构
[1] Bangladesh Open Univ, Sch Sci & Technol, Gazipur, Bangladesh
关键词
simulation; digital logic circuit; graphical analysis; compiler driven; feedback handling;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
An interface technique for design and analysis of digital circuits has been devised and described in this paper. Basically logic circuits are of two types: combinational circuits and sequential circuits. Logic simulation usually means finding the transient response to a set of time-varying inputs. Simulation follows functional or behavioral level design. Behavioural simulation describes logic function and timing; functional simulation describes the logic function of a system only and ignores the timing. A simulation program for giving the output of digital logic circuits is available, but the approach taken here describes an efficient way to analyze both combinational and sequential circuits. To do this an algorithm has been developed, coded in Turbo C and tested with test cases to analyze and provide output from that logic circuit.
引用
收藏
页码:153 / 156
页数:4
相关论文
共 50 条
  • [1] LOGIC PROGRAMMING AND DIGITAL CIRCUIT ANALYSIS
    CLOCKSIN, WF
    JOURNAL OF LOGIC PROGRAMMING, 1987, 4 (01): : 59 - 82
  • [2] CIRCUIT WORLD - AN INTELLIGENT SIMULATION SYSTEM FOR DIGITAL LOGIC
    KURTZ, BL
    CAVENDISH, C
    THATCHER, B
    LECTURE NOTES IN COMPUTER SCIENCE, 1989, 360 : 282 - 291
  • [3] CHARACTERIZATION OF DIGITAL CELLS AS A LINK BETWEEN CIRCUIT AND LOGIC SIMULATION
    NAGEL, P
    WOLZ, W
    MULLERGLASER, KD
    SIMULATION APPLIED TO MANUFACTURING ENERGY AND ENVIRONMENTAL STUDIES AND ELECTRONICS AND COMPUTER ENGINEERING, 1989, : 303 - 307
  • [4] STATISTICAL ANALYSIS OF LOGIC CIRCUIT PERFORMANCE IN DIGITAL SYSTEMS
    NUSSBAUM, E
    IRLAND, EA
    YOUNG, CE
    PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1961, 49 (01): : 236 - &
  • [5] Improving Digital Circuit Simulation with Batch-Parallel Logic Evaluation
    Patrou, Maria
    Legault, Jean-Philippe
    Graham, Aaron G.
    Kent, Kenneth B.
    2019 22ND EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2019, : 144 - 151
  • [6] CIRCUIT ANALYSIS, LOGIC SIMULATION, AND DESIGN VERIFICATION FOR VLSI
    RUEHLI, AE
    DITLOW, GS
    PROCEEDINGS OF THE IEEE, 1983, 71 (01) : 34 - 48
  • [7] DIGITAL CIRCUIT SIMULATION
    ABOURRABIA, O
    SIMULATION, 1993, 60 (02) : 78 - 78
  • [8] RACE ANALYSIS OF DIGITAL SYSTEMS WITHOUT LOGIC SIMULATION
    HARRISON, RA
    OLSEN, DJ
    COMPUTER, 1971, 4 (03) : 19 - &
  • [9] QMOS digital logic circuit design
    Koshy, KJ
    Balsara, PT
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2000, 87 (05) : 531 - 545
  • [10] Memristive Digital Logic Circuit Design
    Wang Xiaoyuan
    Jin Chenxi
    Zhou Pengfei
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2020, 42 (04) : 851 - 861