A 12-b ENOB 2.5-MHz BW VCO-Based 0-1 MASH ADC With Direct Digital Background Calibration

被引:31
作者
Ragab, Kareem [1 ,2 ]
Sun, Nan [1 ]
机构
[1] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
[2] Broadcom Ltd, Irvine, CA 92617 USA
关键词
0-1 multistage noise shaping (MASH); analog-to-digital converter (ADC); background calibration; boundary gap estimation; nonlinearity; VCO-based quantizer; voltage-controlled oscillator (VCO); DELTA-SIGMA ADC; MHZ BANDWIDTH; LINEARIZATION; FOM;
D O I
10.1109/JSSC.2016.2615321
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a scaling friendly mostly digital voltage-controlled-oscillator (VCO)-based 0-1 multistage noise shaping (MASH) analog-to-digital converter. A novel background calibration technique corrects conversion errors due to VCO linear gain drift, residue generating digital-to-analog converter mismatches, and nonlinearity of the VCO voltage-to-frequency conversion. The proposed architecture minimally modifies the basic 0-1 MASH architecture and directly calibrates the main VCOs without relying on replica matching. A redundant first-stage coarse quantizer enables fast error estimation in the digital domain. A 12-b prototype implemented in 180-nm CMOS achieves 12-b ENOB over 2.5 MHz and consumes 4.8 mW from a 1.8 V supply.
引用
收藏
页码:433 / 447
页数:15
相关论文
共 21 条
[1]   General relations between IP2, IP3, and offsets in differential circuits and the effects of feedback [J].
Abidi, AA .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2003, 51 (05) :1610-1612
[2]  
[Anonymous], P IEEE CUST INT CIRC
[3]  
[Anonymous], 2014, PROC IEEE S VLSI CIR, DOI DOI 10.1109/VLSIC.2014.6858395
[4]   Background Calibration of Pipelined ADCs Via Decision Boundary Gap Estimation [J].
Brooks, Lane ;
Lee, Hae-Seung .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (10) :2969-2979
[5]   Analog Filter Design Using Ring Oscillator Integrators [J].
Drost, Brian ;
Talegaonkar, Mrunmay ;
Hanumolu, Pavan Kumar .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (12) :3120-3129
[6]   Linearization Through Dithering: A 50 MHz Bandwidth, 10-b ENOB, 8.2 mW VCO-Based ADC [J].
Ghosh, Abhishek ;
Pamarti, Sudhakar .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (09) :2012-2024
[7]   Background interstage gain calibration technique for pipelined ADCs [J].
Keane, JP ;
Hurst, PJ ;
Lewis, SH .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (01) :32-43
[8]   "Split ADC" Background Linearization of VCO-Based ADCs [J].
McNeill, John A. ;
Majidi, Rabeeh ;
Gong, Jianping .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (01) :49-58
[9]   A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time ΔΣ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 μm CMOS [J].
Park, Matthew ;
Perrott, Michael H. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) :3344-3358
[10]  
Ragab K, 2015, IEEE CUST INTEGR CIR