Bounding the execution times of DMA I/O tasks on hard-real-time embedded systems

被引:0
作者
Huang, TY [1 ]
Chou, CC [1 ]
Chen, PY [1 ]
机构
[1] Natl Tsing Hua Univ, Hsinchu 300, Taiwan
来源
REAL-TIME AND EMBEDDED COMPUTING SYSTEMS AND APPLICATIONS | 2003年 / 2968卷
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A cycle-stealing DMA I/O task proceeds by stealing bus cycles from the CPU. The execution time of the DMA I/O task depends on the sequence of CPU instructions executing concurrently with it. This paper presents a method for bounding the worst-case execution time of a cycle-stealing DMA I/O task executing concurrently with a set of CPU tasks on a single-processor system. Our method uses the dynamic-programming technique to minimize the computational cost. We conducted exhaustive simulations on a widely-used embedded controller. The experimental results demonstrate our method safely and tightly bounds the worst-case execution times of cycle-stealing DMA I/O tasks.
引用
收藏
页码:499 / 512
页数:14
相关论文
共 15 条
  • [1] [Anonymous], CMUSEI90TR19
  • [2] Modeling complex flows for Worst-Case Execution Time analysis
    Engblom, J
    Ermedahl, A
    [J]. 21ST IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2000, : 163 - 174
  • [3] Bounding pipeline and instruction cache performance
    Healy, CA
    Arnold, RD
    Mueller, F
    Whalley, DB
    Harmon, MG
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (01) : 53 - 70
  • [4] HUANG TY, 1995, ACM SIGPLAN NOTICES, V30
  • [5] JEFFAY K, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P129, DOI 10.1109/REAL.1991.160366
  • [6] LI YTS, 1995, DES AUT CON, P456
  • [7] A worst case timing analysis technique for multiple-issue machines
    Lim, SS
    Han, JH
    Kim, JH
    Min, SL
    [J]. 19TH IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 1998, : 334 - 345
  • [8] SCHEDULING ALGORITHMS FOR MULTIPROGRAMMING IN A HARD-REAL-TIME ENVIRONMENT
    LIU, CL
    LAYLAND, JW
    [J]. JOURNAL OF THE ACM, 1973, 20 (01) : 46 - 61
  • [9] MULLER F, 1994, ACM SIGPLAN WORKSH L
  • [10] PRIORITY INHERITANCE PROTOCOLS - AN APPROACH TO REAL-TIME SYNCHRONIZATION
    SHA, L
    RAJKUMAR, R
    LEHOCZKY, JP
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (09) : 1175 - 1185