Thermal aspects of burn-in of high power semiconductor devices

被引:3
|
作者
Hamilton, HE [1 ]
机构
[1] Micro Control Co, Minneapolis, MN 55432 USA
来源
ITHERM 2002: EIGHTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, PROCEEDINGS | 2002年
关键词
burn-in; burn-in with test; failure rate acceleration; voltage stress; temperature stress; individual DUT temperature control; high-power devices; board-in boards; BIBs;
D O I
10.1109/ITHERM.2002.1012513
中图分类号
O414.1 [热力学];
学科分类号
摘要
Reliability issues have justified bum-in and other corrective measures from the very beginning of the semiconductor industry. The acceleration in failures due to temperature and voltage extremes is used by the bum-in process to provide more reliable devices. An understanding of the basics of heat flow is necessary to allow proper application of elevated temperatures to the devices. Bum-in systems provide a controlled environment to test semiconductor devices at temperature and voltage extremes. These systems typically contain ovens or environmental chambers with test electronics. A number of thermal issues must be appropriately managed to achieve success. These thermal issues grow more complex as the device power increases. An example is provided of a device mounted on a bum-in board that illustrates thermal resistance measurements and calculations. This example is then extended to illustrate the minimum and maximum die temperatures encountered in a typical test application. This wide temperature spread creates the need for individual temperature control for each device. A number of the most recent advances in high-power bum-in address problems created by increased device power. Techniques using individual thermal control with air-cooled and water-cooled devices are described.
引用
收藏
页码:626 / 634
页数:9
相关论文
共 33 条
  • [1] An Overview on Recent Advances in Statistical Burn-In Modeling for Semiconductor Devices
    Kurz, Daniel
    Lewitschnig, Horst
    Pilz, Juergen
    STATISTICS AND SIMULATION, IWS 8 2015, 2018, 231 : 371 - 380
  • [2] An advanced area scaling approach for semiconductor burn-in
    Kurz, Daniel
    Lewitschnig, Horst
    Pilz, Juergen
    MICROELECTRONICS RELIABILITY, 2015, 55 (01) : 129 - 137
  • [3] A data-driven modelling framework for predicting the quality of semiconductor devices to support burn-in decisions
    Ahmed, Ibrahim
    Baraldi, Piero
    Zio, Enrico
    Lewitschnig, Horst
    COMPUTERS & INDUSTRIAL ENGINEERING, 2025, 204
  • [4] Characterization of a thermal interface material for burn-in application
    Dean, NF
    Gupta, A
    ITHERM 2000: SEVENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOL I, PROCEEDINGS, 2000, : 36 - 41
  • [5] Failure probability estimation under additional subsystem information with application to semiconductor burn-in
    Kurz, D.
    Lewitschnig, H.
    Pilz, J.
    JOURNAL OF APPLIED STATISTICS, 2017, 44 (06) : 955 - 967
  • [6] Power Management for Wafer-Level Test During Burn-In
    Bahukudumbi, Sudarshan
    Chakrabarty, Krishnendu
    PROCEEDINGS OF THE 17TH ASIAN TEST SYMPOSIUM, 2008, : 231 - 236
  • [7] Scheduling Algorithms for Minimizing Tardiness of Orders at the Burn-in Workstation in a Semiconductor Manufacturing System
    Kim, Yeong-Dae
    Kang, Jae-Hun
    Lee, Gyeong-Eun
    Lim, Seung-Kil
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2011, 24 (01) : 14 - 26
  • [8] Failure probability estimation with differently sized reference products for semiconductor burn-in studies
    Kurz, Daniel
    Lewitschnig, Horst
    Pilz, Juergen
    APPLIED STOCHASTIC MODELS IN BUSINESS AND INDUSTRY, 2015, 31 (05) : 732 - 744
  • [9] A Differential Burn-in Policy Considering Nonhomogeneous Distribution of Spatial Defects in Semiconductor Manufacturing
    Yuan, Tao
    Chen, Yuan
    Kuo, Yue
    2020 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ADVANCED RELIABILITY AND MAINTENANCE MODELING (APARM), 2020,
  • [10] Mechanism and Analysis of Thermal Burn-In Degradation of OPVs Induced by Evaporated HTL
    Sung, Yun-Ming
    Huang, Yu-Ching
    Chien, Forest Shih-Sen
    Tsao, Cheng-Si
    IEEE JOURNAL OF PHOTOVOLTAICS, 2019, 9 (03): : 694 - 699