Low-Cost Realization of Toffoli Gate for the Low-Cost Synthesis of Quantum Ternary Logic Functions

被引:0
作者
Hasan, Md. Mehedi [1 ]
机构
[1] Bangladesh Univ Engn & Technol, Dept Elect & Elect Engn, Dhaka 1000, Bangladesh
来源
2008 11TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY: ICCIT 2008, VOLS 1 AND 2 | 2008年
关键词
Circuit synthesis; logic design; logic functions; minimal realization; multivalued logic;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Reversible quantum computer system is one of the best choices for future computer systems. Multiple-valued logic especially ternary logic is a good candidate for the realization of reversible quantum computer. An efficient logic synthesis mechanism is essential for the low-cost realization. Toffoli gate is an important gate for quantum logic synthesis. It is the basic element for the Galois Field Sum of Product (GFSOP) expression based logic synthesis mechanism. So, for low-cost realization of any ternary logic function, a low-cost implementation of Toffoli gate is very necessary. This paper shows a low-cost, practically realizable, and efficient realization of 3-qutrit ternary Toffoli gate by using ion-trap realizable Muthukrishnan-Stroud gate. This realization is more efficient and less costly than other realizations.
引用
收藏
页码:558 / 562
页数:5
相关论文
共 15 条
[1]  
[Anonymous], INT S NEW PAR VLSI C
[2]   LOGICAL REVERSIBILITY OF COMPUTATION [J].
BENNETT, CH .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1973, 17 (06) :525-532
[3]  
Chuang I.L., 2000, QUANTUM COMPUTATION
[4]  
DENLER N, 2004, P IWLS 2004 TAM CAL
[5]  
Hirvensalo M., 2001, NAT COMP SER, DOI 10.1007/978-3-662-04461-2
[6]  
Khan M.H., 2004, P 3 INT C EL COMP EN, P264
[7]  
Khan MHA, 2005, J MULT-VALUED LOG S, V11, P567
[8]  
KHAN MHA, 2004, P 3 INT C EL COMP EN, P141
[9]  
KHAN MHA, 2004, P ICCIT 2004 DHAK BA
[10]   Quantum ternary parallel adder/subtractor with partially-look-ahead carry [J].
Khan, Mozarnmel H. A. ;
Perkowski, Marek A. .
JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (07) :453-464